Embedding chip into substrates with cavities for hetergeneous integration

Ming-Ai Zhang, J. Shang, Long Chen
{"title":"Embedding chip into substrates with cavities for hetergeneous integration","authors":"Ming-Ai Zhang, J. Shang, Long Chen","doi":"10.1109/ICEPT.2015.7236758","DOIUrl":null,"url":null,"abstract":"Technologies for the embedding of active and passive components into the multilayer substrate can effectively reduce the circuit length, improve the electrical performance and thermal properties through the designing of thermal path. It allows a large extent miniaturization of products' size and makes high density packaging enabled. In this paper, we embedded the organic interposer with flip-chip into the T-shaped cavity on the core substrate to form an embedded chip package structure. First of all, the thinned chip was flip-mounted on an organic interposer with solder bump, the interposer was fabricated with the circuit pattern as the lead-out module, and meanwhile a T-shaped cavity was machined on an organic core substrate by 355nm laser, which matches the shape of the interposer with chip. Then the interposer was placed in the T-cavity and the core substrate was covered with some prepreg layers. Next embedding chip into substrate was processed by a vacuum lamination machine. At last, laser drilling was used for blind via formation connecting to the pads on the interposer, and via metallization was implemented by vertical PTH and plating process. After the whole processes, thermal cycle test was performed. Results show that the embedded process was demonstrated successfully, and there were no cracks on the die and no voids in the embedded structure. Finally, the steady-state thermal analysis of the embedded substrate was taken to improve the thermal performance and optimum of the embedded substrate.","PeriodicalId":415934,"journal":{"name":"2015 16th International Conference on Electronic Packaging Technology (ICEPT)","volume":"130 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2015-09-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2015 16th International Conference on Electronic Packaging Technology (ICEPT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICEPT.2015.7236758","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

Technologies for the embedding of active and passive components into the multilayer substrate can effectively reduce the circuit length, improve the electrical performance and thermal properties through the designing of thermal path. It allows a large extent miniaturization of products' size and makes high density packaging enabled. In this paper, we embedded the organic interposer with flip-chip into the T-shaped cavity on the core substrate to form an embedded chip package structure. First of all, the thinned chip was flip-mounted on an organic interposer with solder bump, the interposer was fabricated with the circuit pattern as the lead-out module, and meanwhile a T-shaped cavity was machined on an organic core substrate by 355nm laser, which matches the shape of the interposer with chip. Then the interposer was placed in the T-cavity and the core substrate was covered with some prepreg layers. Next embedding chip into substrate was processed by a vacuum lamination machine. At last, laser drilling was used for blind via formation connecting to the pads on the interposer, and via metallization was implemented by vertical PTH and plating process. After the whole processes, thermal cycle test was performed. Results show that the embedded process was demonstrated successfully, and there were no cracks on the die and no voids in the embedded structure. Finally, the steady-state thermal analysis of the embedded substrate was taken to improve the thermal performance and optimum of the embedded substrate.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
将芯片嵌入有空腔的基板中,实现异质集成
在多层衬底中嵌入有源和无源元件的技术可以通过设计热路径,有效地缩短电路长度,提高电性能和热性能。它允许产品尺寸在很大程度上小型化,并使高密度包装成为可能。在本文中,我们将带有倒装芯片的有机中间体嵌入到核心基板上的t形腔中,形成嵌入式芯片封装结构。首先,将变薄的芯片倒装在带凸点的有机中间层上,以电路图案作为引出模块制作中间层,同时利用355nm激光在有机芯基板上加工出与芯片形状匹配的t形空腔。然后将中间体置于t型腔中,并在芯基板上覆盖一些预浸料层。然后用真空层压机将芯片嵌入衬底。最后,采用激光打孔的方法将盲孔与中间层上的衬垫相连接,并通过垂直PTH和电镀工艺进行金属化处理。整个过程结束后,进行热循环试验。结果表明,该埋置工艺是成功的,模具上无裂纹,埋置结构中无空洞。最后,对嵌入式衬底进行了稳态热分析,以改善嵌入式衬底的热性能并优化其性能。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Preparation of graphene aerogel and its electrochemical properties as the electrode materials for supercapacitors Development of TSV-based inductors in power electronics packaging Bond reliability under humid environment for Pd coated Cu and Ag alloy wire bonding An improvement of membrane structure of MEMS piezoresistive pressure sensor Research on robustness of MEMS-based wearable sensors
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1