V. Maheshwari, N. Joshi, Anushree, R. Kar, D. Mandal, A. Bhattacharjee
{"title":"4-π Crosstalk noise model for deep submicron VLSI global RC interconnects","authors":"V. Maheshwari, N. Joshi, Anushree, R. Kar, D. Mandal, A. Bhattacharjee","doi":"10.1109/SHUSER.2012.6268869","DOIUrl":null,"url":null,"abstract":"This paper presents an improved, highly accurate and efficient complete analytical 4-π crosstalk noise model which incorporates all physical properties such as victim and aggressor drivers, coupling locations in both lines (victim and aggressor) and distributed RC characteristics of on-chip VLSI interconnects. In this paper, various noise avoidance approaches are explained. Sensitivity expressions of parameters to peak noise and noise width are also used in this explanation. The analysis and evaluation of the parameters are done using the proposed model. In the explanation of crosstalk noise model various driver/interconnect parameters are included as done in any sensitivity based noise avoidance approach.","PeriodicalId":426671,"journal":{"name":"2012 IEEE Symposium on Humanities, Science and Engineering Research","volume":"33 2","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-06-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2012 IEEE Symposium on Humanities, Science and Engineering Research","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SHUSER.2012.6268869","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2
Abstract
This paper presents an improved, highly accurate and efficient complete analytical 4-π crosstalk noise model which incorporates all physical properties such as victim and aggressor drivers, coupling locations in both lines (victim and aggressor) and distributed RC characteristics of on-chip VLSI interconnects. In this paper, various noise avoidance approaches are explained. Sensitivity expressions of parameters to peak noise and noise width are also used in this explanation. The analysis and evaluation of the parameters are done using the proposed model. In the explanation of crosstalk noise model various driver/interconnect parameters are included as done in any sensitivity based noise avoidance approach.