A 0.6v Ultra-High-Gain Ultra-Low-Power CMOS LNA at 1.5GHz in 0.18µm Technology

Abstract

This paper describes a CMOS LNA utilizing a folded cascade architecture for GPS front-end receiver in a TSMC 0.18-µm process. The Major Problem in the LNAs with folded cascade architecture is low reversing isolation. In this paper this parameter is improved by adding a transistor. The power gain and the minimal Noise Figure (NF) are two important factors for the circuits. Besides those factors, good linearity, input impedance matching, low supply voltage and the lower power consumption are also desired. The proposed LNA achieves a small signal gain of 23.1 dB. The LNA acquires an NF of 2.1 dB with an input return loss of -14dB and an output return loss of -14 dB. Total Power consumption is only 2.6mW from a 0.6v supply voltage.