Using formal tools to study complex circuits behaviour

Proceedings Euromicro Symposium on Digital System Design. Architectures, Methods and Tools Pub Date : 2002-09-04 DOI:10.1109/DSD.2002.1115367

P. Amblard, Fabienne Lagnier, Michel Lévy

引用次数: 2

Abstract

We use a formal tool to extract Finite State Machines (FSM) based representations (lists of states and transitions) of sequential circuits described by flip-flops and gates. These complete and optimized representations help the designer to understand the accurate behaviour of the circuit. This deep understanding is a prerequisite for any verification or test process. An example is fully presented to illustrate our method. This simple pipelined processor comes from our experience in computer architecture and digital design education.

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

使用形式化工具来研究复杂电路的行为

我们使用一个形式化的工具来提取由触发器和门描述的顺序电路的基于有限状态机(FSM)的表示(状态和转换列表)。这些完整和优化的表示有助于设计者理解电路的准确行为。这种深刻的理解是任何验证或测试过程的先决条件。最后给出了一个完整的例子来说明我们的方法。这个简单的流水线处理器来自于我们在计算机体系结构和数字设计教育方面的经验。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

求助全文

约1分钟内获得全文去求助

来源期刊

Proceedings Euromicro Symposium on Digital System Design. Architectures, Methods and Tools

自引率

0.00%

发文量

期刊最新文献

Fault latencies of concurrent checking FSMs On the fundamental design gap in terabit per second packet switching Bit-level allocation of multiple-precision specifications Improving mW/MHz ratio in FPGAs pipelined designs Hardware implementation of a memory allocator