C. Sohn, C. Kang, R. Baek, D. Choi, H. Sagong, E. Jeong, Jeong-Soo Lee, P. Kirsch, R. Jammy, J. Lee, Y. Jeong
{"title":"Comparative study of geometry-dependent capacitances of planar FETs and double-gate FinFETs: Optimization and process variation","authors":"C. Sohn, C. Kang, R. Baek, D. Choi, H. Sagong, E. Jeong, Jeong-Soo Lee, P. Kirsch, R. Jammy, J. Lee, Y. Jeong","doi":"10.1109/VLSI-TSA.2012.6210129","DOIUrl":null,"url":null,"abstract":"We quantitatively compared the parasitic capacitance of the planar FETs and the DG FinFETs. Optimization with a fixed Sfin-to-H<sub>fin</sub> ratio significantly reduces C<sub>para</sub>/W, which renders DG FinFETs comparable to planar FETs. Process variation on W<sub>fin</sub> and H<sub>fin</sub> should be controlled, otherwise, the C<sub>para</sub> uniformity will be worse for DG FinFETs than it is planar FETs.","PeriodicalId":388574,"journal":{"name":"Proceedings of Technical Program of 2012 VLSI Technology, System and Application","volume":"5 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-04-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of Technical Program of 2012 VLSI Technology, System and Application","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSI-TSA.2012.6210129","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 7
Abstract
We quantitatively compared the parasitic capacitance of the planar FETs and the DG FinFETs. Optimization with a fixed Sfin-to-Hfin ratio significantly reduces Cpara/W, which renders DG FinFETs comparable to planar FETs. Process variation on Wfin and Hfin should be controlled, otherwise, the Cpara uniformity will be worse for DG FinFETs than it is planar FETs.