A low complexity, low power, programmable QRS detector based on wavelet transform for Implantable Pacemaker IC

2006 IEEE International SOC Conference Pub Date : 2006-09-01 DOI:10.1109/SOCC.2006.283872

Thanh-Tung Hoang, J. Son, Yu-Ri Kang, Chae-Ryung Kim, Hae-Young Chung, Soo-Won Kim

引用次数: 24

Abstract

This paper presents a QRS detector operating in multi-mode with low complexity, power saving consumption for implantable pacemaker IC. The complexity of detector is optimized after testing dynamic range of internal signals. Correspondingly, static power consumption is reduced significantly. The dynamic power consumption is saved by using down-sampling rate structure and turning off de- active filter banks bases on noise estimation. This QRS detector is evaluated with MIT-BIH Arrhythmia database archives >99% detection ratio. A soft IP core is prototyped on FPGA and synthesized by Samsung 0.18um standard library.

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

一种低复杂度、低功耗、基于小波变换的可编程QRS检测器

提出了一种低复杂度、低功耗的多模式QRS检波器，用于植入式起搏器集成电路，通过对内部信号动态范围的测试，优化了检波器的复杂度。相应地，静态功耗显著降低。采用下采样率结构和基于噪声估计关闭无源滤波器组来节省动态功耗。以MIT-BIH心律失常数据库档案>99%的检出率评价该QRS检测器。在FPGA上对软IP核进行了原型设计，并利用三星0.18um标准库进行了合成。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

求助全文

约1分钟内获得全文去求助

来源期刊

2006 IEEE International SOC Conference

自引率

0.00%

发文量

期刊最新文献

Architecture for Energy Efficient Sphere Decoding Design of Low Power Digital Phase Lock Loops A Novel 8-Phase PLL Design for PWM Scheme in High Speed I/O Circuits Interrupt Communication on the SegBus platform A Detailed Vth-Variation Analysis for Sub-100-nm Embedded SRAM Design