KV-FTL: A novel key-value based FTL scheme for large scale SSDs

Juan Li, Zhengguo Chen, Zhiguang Chen, Nong Xiao, Fang Liu, Wei Chen
{"title":"KV-FTL: A novel key-value based FTL scheme for large scale SSDs","authors":"Juan Li, Zhengguo Chen, Zhiguang Chen, Nong Xiao, Fang Liu, Wei Chen","doi":"10.1109/HPCC-SmartCity-DSS.2017.14","DOIUrl":null,"url":null,"abstract":"Both traditional coarse-grained and fine-grained Flash Translation Layer schemes are unsuitable for ultra-large SSDs. They produce overmuch mapping entries which fail to be kept in embedded DRAM completely and can suffer severely from low spatial and temporal localities. In this paper, we propose a novel KV-FTL for ultra-large SSDs, which mostly maps logical addresses to physical addresses via a simple hash function, while handles hash collisions and out-of-place data updates by the traditional manner, i.e., the mapping table. Our KV-FTL can accelerate address translation by avoiding loading mapping table from flash memory to DRAM, thus improve performance; as well as reduce the write-traffic incurred by the mapping table, thus extend the lifespan of SSDs. Experimental results show that our KV-FTL facilitates SSDs to survive longer lifespan by a factor of up to 18.7% with an average of 13.6%; improves read performance ranging from 18.4% to 50.7% with an average of 39% with optimization, and in the case of extremely intensive requests, improves the access performance for requests with an average of 47%.","PeriodicalId":405953,"journal":{"name":"2017 IEEE 28th International Conference on Application-specific Systems, Architectures and Processors (ASAP)","volume":"48 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 IEEE 28th International Conference on Application-specific Systems, Architectures and Processors (ASAP)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/HPCC-SmartCity-DSS.2017.14","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

Both traditional coarse-grained and fine-grained Flash Translation Layer schemes are unsuitable for ultra-large SSDs. They produce overmuch mapping entries which fail to be kept in embedded DRAM completely and can suffer severely from low spatial and temporal localities. In this paper, we propose a novel KV-FTL for ultra-large SSDs, which mostly maps logical addresses to physical addresses via a simple hash function, while handles hash collisions and out-of-place data updates by the traditional manner, i.e., the mapping table. Our KV-FTL can accelerate address translation by avoiding loading mapping table from flash memory to DRAM, thus improve performance; as well as reduce the write-traffic incurred by the mapping table, thus extend the lifespan of SSDs. Experimental results show that our KV-FTL facilitates SSDs to survive longer lifespan by a factor of up to 18.7% with an average of 13.6%; improves read performance ranging from 18.4% to 50.7% with an average of 39% with optimization, and in the case of extremely intensive requests, improves the access performance for requests with an average of 47%.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
KV-FTL:一种新的基于键值的大型ssd的FTL方案
传统的粗粒度和细粒度的Flash Translation Layer方案都不适合超大容量的ssd。它们产生过多的映射项,这些映射项不能完全保存在嵌入式DRAM中,并且可能受到低空间和时间位置的严重影响。在本文中,我们提出了一种新的用于超大型ssd的KV-FTL,它主要通过简单的哈希函数将逻辑地址映射到物理地址,而通过传统的方式(即映射表)处理哈希冲突和错位数据更新。我们的KV-FTL可以通过避免从闪存到DRAM的加载映射表来加速地址转换,从而提高性能;并减少映射表带来的写流量,从而延长ssd的使用寿命。实验结果表明,我们的KV-FTL使ssd的寿命延长了18.7%,平均为13.6%;优化后的读性能提升幅度为18.4% ~ 50.7%,平均提升39%,在请求非常密集的情况下,平均提升47%的请求访问性能。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
KV-FTL: A novel key-value based FTL scheme for large scale SSDs OpenCL-based design pattern for line rate packet processing Fast and efficient implementation of Convolutional Neural Networks on FPGA Hardware support for embedded operating system security An efficient embedded multi-ported memory architecture for next-generation FPGAs
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1