Adaptive power gating for function units in a microprocessor

K. Usami, T. Hashida, S. Koyama, Tatsuya Yamamoto, D. Ikebuchi, H. Amano, M. Namiki, Masaaki Kondo, Hiroshi Nakamura
{"title":"Adaptive power gating for function units in a microprocessor","authors":"K. Usami, T. Hashida, S. Koyama, Tatsuya Yamamoto, D. Ikebuchi, H. Amano, M. Namiki, Masaaki Kondo, Hiroshi Nakamura","doi":"10.1109/ISQED.2010.5450407","DOIUrl":null,"url":null,"abstract":"This paper describes adaptive fine-grain control to power gate function units based on temperature dependent break-even time (BET). An analytical model to express the temperature dependent BET is introduced and the accuracy of the model was examined. Results demonstrated that the model well represents the exponential decrease in BET with the temperature. Meanwhile, it was found that the accuracy gets worse at higher temperature and the cause is energy dissipation due to transient glitch at the wakeup. We propose four power-gating policies employing time-based or history-based approaches. Effectiveness in energy savings was evaluated using real design data of four function units in a microprocessor implemented in a 65nm technology. Results showed that introducing adaptive control to make use of temperature-dependent BET enhances energy savings by up to 21% in the time-based approach and by up to 18% in the history-based approach. The adaptive history-based policy with a limiter outperforms the adaptive time-based policy in energy savings and reduces the total energy of four function units to 11.8% at 100°C as compared to the non-power-gating case.","PeriodicalId":369046,"journal":{"name":"2010 11th International Symposium on Quality Electronic Design (ISQED)","volume":"81 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2010-03-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"10","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2010 11th International Symposium on Quality Electronic Design (ISQED)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISQED.2010.5450407","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 10

Abstract

This paper describes adaptive fine-grain control to power gate function units based on temperature dependent break-even time (BET). An analytical model to express the temperature dependent BET is introduced and the accuracy of the model was examined. Results demonstrated that the model well represents the exponential decrease in BET with the temperature. Meanwhile, it was found that the accuracy gets worse at higher temperature and the cause is energy dissipation due to transient glitch at the wakeup. We propose four power-gating policies employing time-based or history-based approaches. Effectiveness in energy savings was evaluated using real design data of four function units in a microprocessor implemented in a 65nm technology. Results showed that introducing adaptive control to make use of temperature-dependent BET enhances energy savings by up to 21% in the time-based approach and by up to 18% in the history-based approach. The adaptive history-based policy with a limiter outperforms the adaptive time-based policy in energy savings and reduces the total energy of four function units to 11.8% at 100°C as compared to the non-power-gating case.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
微处理器中功能单元的自适应功率门控
本文介绍了基于温度相关盈亏平衡时间(BET)的功率门函数单元的自适应细粒度控制。介绍了温度相关BET的解析模型,并对模型的精度进行了检验。结果表明,该模型较好地反映了BET随温度的指数下降。同时发现温度越高,精度越差,其原因是唤醒时瞬态故障造成的能量耗散。我们提出了采用基于时间或基于历史的方法的四种功率门控策略。利用采用65nm技术实现的微处理器中四个功能单元的实际设计数据,评估了节能效果。结果表明,引入自适应控制来利用温度相关的BET,在基于时间的方法中可节省高达21%的能源,在基于历史的方法中可节省高达18%的能源。具有限制器的基于自适应历史的策略在节能方面优于基于自适应时间的策略,与非功率门控情况相比,在100°C时将四个功能单元的总能量降低到11.8%。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A low power clock network placement framework Body bias driven design synthesis for optimum performance per area Adaptive task allocation for multiprocessor SoCs Reliability analysis of analog circuits by lifetime yield prediction using worst-case distance degradation rate Low power clock gates optimization for clock tree distribution
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1