Reza Babaloo, Manuchehr Fathi, E. Afjei, A. Siadatan
{"title":"A New Fault Tolerant Method for Cascaded H-Bridge Inverters Based On Peak Reduction Post-Fault Control Method","authors":"Reza Babaloo, Manuchehr Fathi, E. Afjei, A. Siadatan","doi":"10.1109/PEDSTC.2019.8697880","DOIUrl":null,"url":null,"abstract":"In This paper, a new post-fault control method for symmetric cascaded H-bridge multilevel inverters (CHB-MLIs) is proposed with the aim of the development of CHB-MLIs performance under faulty conditions due to decrease in common mode voltage (CMV). In other words, this technique addresses the exclusive process to select the optimal post-fault state among all available states possess the same amplitude of the output line to line voltages. As a result, this process leads to provide computed phase voltages references to apply to PWM block. Hence, this technique leads to decrease the common mode voltage and eliminate it under some desired output line-line voltages. Finally, the feasibility of the new technique is verified by MATLAB/SIMULINK for various faulty operating states.","PeriodicalId":296229,"journal":{"name":"2019 10th International Power Electronics, Drive Systems and Technologies Conference (PEDSTC)","volume":"134 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-02-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 10th International Power Electronics, Drive Systems and Technologies Conference (PEDSTC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/PEDSTC.2019.8697880","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3
Abstract
In This paper, a new post-fault control method for symmetric cascaded H-bridge multilevel inverters (CHB-MLIs) is proposed with the aim of the development of CHB-MLIs performance under faulty conditions due to decrease in common mode voltage (CMV). In other words, this technique addresses the exclusive process to select the optimal post-fault state among all available states possess the same amplitude of the output line to line voltages. As a result, this process leads to provide computed phase voltages references to apply to PWM block. Hence, this technique leads to decrease the common mode voltage and eliminate it under some desired output line-line voltages. Finally, the feasibility of the new technique is verified by MATLAB/SIMULINK for various faulty operating states.
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
