Design and Development of Bit Error Measurement using FPGA for Visible Light Communication

M. H. Ibrahim, A. Hanifa, S. Pramono, M. E. Sulistyo, I. Iftadi
{"title":"Design and Development of Bit Error Measurement using FPGA for Visible Light Communication","authors":"M. H. Ibrahim, A. Hanifa, S. Pramono, M. E. Sulistyo, I. Iftadi","doi":"10.1109/ISRITI51436.2020.9315411","DOIUrl":null,"url":null,"abstract":"Bit error rate (BER) is a fundamental performance measurement of data transmission and communication link. BER measures. Incorporating with digital baseband processing in transceiver, BER measurement can be integrated in a field programmable gate array (FPGA). A Cyclone IV E EP4CE115 is implemented as BER tester to measure performance of visible light communication (VLC) link. The flexibility of FPGA allows the proposed BER measurement system design to add features such as pseudo random bit sequence (PRBS) generator, burst error generator and delay control for synchronization. It shows that design capable to measure VLC link up to 2 Mbps due to limitation of VLC analog front end (AFE).","PeriodicalId":325920,"journal":{"name":"2020 3rd International Seminar on Research of Information Technology and Intelligent Systems (ISRITI)","volume":"17 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2020-12-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 3rd International Seminar on Research of Information Technology and Intelligent Systems (ISRITI)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISRITI51436.2020.9315411","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

Bit error rate (BER) is a fundamental performance measurement of data transmission and communication link. BER measures. Incorporating with digital baseband processing in transceiver, BER measurement can be integrated in a field programmable gate array (FPGA). A Cyclone IV E EP4CE115 is implemented as BER tester to measure performance of visible light communication (VLC) link. The flexibility of FPGA allows the proposed BER measurement system design to add features such as pseudo random bit sequence (PRBS) generator, burst error generator and delay control for synchronization. It shows that design capable to measure VLC link up to 2 Mbps due to limitation of VLC analog front end (AFE).
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
基于FPGA的可见光通信误码测量系统的设计与开发
误码率是衡量数据传输和通信链路性能的基本指标。方方面面的措施。结合收发器中的数字基带处理,可以将误码率测量集成到现场可编程门阵列(FPGA)中。采用Cyclone IV E EP4CE115作为误码率测试仪,测量可见光通信(VLC)链路的性能。FPGA的灵活性允许所提出的误码率测量系统设计增加诸如伪随机比特序列(PRBS)发生器、突发错误发生器和同步延迟控制等功能。结果表明,由于VLC模拟前端(AFE)的限制,该设计只能测量高达2mbps的VLC链路。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Combined Firefly Algorithm-Random Forest to Classify Autistic Spectrum Disorders Analysis of Indonesia's Internet Topology Borders at the Autonomous System Level Influence Distribution Training Data on Performance Supervised Machine Learning Algorithms Design of Optimal Satellite Constellation for Indonesian Regional Navigation System based on GEO and GSO Satellites Real-time Testing on Improved Data Transmission Security in the Industrial Control System
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1