A study of novel ALD beryllium oxide as an interface passivation layer for Si MOS devices

J. Yum, G. Bersuker, T. Hudnall, C. Bielawski, P. Kirsch, S. Banerjee
{"title":"A study of novel ALD beryllium oxide as an interface passivation layer for Si MOS devices","authors":"J. Yum, G. Bersuker, T. Hudnall, C. Bielawski, P. Kirsch, S. Banerjee","doi":"10.1109/VLSI-TSA.2012.6210153","DOIUrl":null,"url":null,"abstract":"To overcome the issues of mobility degradation and charge trapping between the Si channel and high-k gate dielectric in metal-oxide-semiconductor field effect transistors (MOSFETs), thin BeO layers are deposited by atomic layer deposition (ALD) between (100) p-Si substrates and HfO<sub>2</sub> high-k gate dielectric as an alternative interface passivation layer (IPL) to SiO<sub>2</sub>. We discuss the electrical properties of BeO/HfO<sub>2</sub> gate stacks in MOSFETs. Compared to SiO<sub>2</sub>/HfO<sub>2</sub> and Al<sub>2</sub>O<sub>3</sub>/HfO<sub>2</sub> reference gate stacks, the novel dielectric, BeO, exhibits high drive current, slightly elevated transconductance (G<sub>m</sub>), low subthreshold swing (SS), and high mobility at a high electric field.","PeriodicalId":388574,"journal":{"name":"Proceedings of Technical Program of 2012 VLSI Technology, System and Application","volume":"3 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-04-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of Technical Program of 2012 VLSI Technology, System and Application","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSI-TSA.2012.6210153","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

Abstract

To overcome the issues of mobility degradation and charge trapping between the Si channel and high-k gate dielectric in metal-oxide-semiconductor field effect transistors (MOSFETs), thin BeO layers are deposited by atomic layer deposition (ALD) between (100) p-Si substrates and HfO2 high-k gate dielectric as an alternative interface passivation layer (IPL) to SiO2. We discuss the electrical properties of BeO/HfO2 gate stacks in MOSFETs. Compared to SiO2/HfO2 and Al2O3/HfO2 reference gate stacks, the novel dielectric, BeO, exhibits high drive current, slightly elevated transconductance (Gm), low subthreshold swing (SS), and high mobility at a high electric field.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
新型ALD氧化铍作为Si MOS器件界面钝化层的研究
为了克服金属氧化物半导体场效应晶体管(mosfet)中Si通道和高k栅极介电介质之间的迁移率退化和电荷捕获问题,在(100)p-Si衬底和HfO2高k栅极介电介质之间通过原子层沉积(ALD)沉积薄BeO层,作为SiO2的替代界面钝化层(IPL)。讨论了mosfet中BeO/HfO2栅极堆的电学特性。与SiO2/HfO2和Al2O3/HfO2基准栅叠层相比,新型电介质BeO在高电场下具有高驱动电流、略高跨导(Gm)、低亚阈值摆幅(SS)和高迁移率。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
MOSFETs transitions towards fully depleted architectures Performance and variability in multi-VT FinFETs using fin doping Comparison of differential and large-signal sensing scheme for subthreshold/superthreshold FinFET SRAM considering variability A high efficient and compact charge pump with multi-pillar vertical MOSFET Intrinsic MOSFET leakage of high-k peripheral DRAM devices: Measurement and simulation
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1