Ruiming Xu, Zhongjie Guo, Xinqi Cheng, Changxu Su, Chen Li, Yangle Wang
{"title":"A 13-Bit High Speed Two-Step Single Slope ADC Design Method for Hundreds of Mpxiel CMOS Image Sensors","authors":"Ruiming Xu, Zhongjie Guo, Xinqi Cheng, Changxu Su, Chen Li, Yangle Wang","doi":"10.1109/icet55676.2022.9825414","DOIUrl":null,"url":null,"abstract":"This paper proposes a 13-bit fully parallel two-step single slope (TS-SS)ADC for high speed CMOS image sensors. The ADC design method is based on the idea of time sharing and time compression, advances the fine conversion time to the coarse conversion time period, and solves the time redundancy problem of the traditional method. Based on the 55nm1P4M CMOS process, the differential nonlinearity (DNL) and the integral nonlinearity (INL) are simulated to be =0.8/−0.8 LSB and +2.1/−3.5LSB, respectively. The Conversion time of the 13-bit ADC is 512 ns. The effective number of bits (ENOB) is 11.33 bits and the power consumption is $47 \\mu$ W.","PeriodicalId":166358,"journal":{"name":"2022 IEEE 5th International Conference on Electronics Technology (ICET)","volume":"67 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-05-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 IEEE 5th International Conference on Electronics Technology (ICET)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/icet55676.2022.9825414","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1
Abstract
This paper proposes a 13-bit fully parallel two-step single slope (TS-SS)ADC for high speed CMOS image sensors. The ADC design method is based on the idea of time sharing and time compression, advances the fine conversion time to the coarse conversion time period, and solves the time redundancy problem of the traditional method. Based on the 55nm1P4M CMOS process, the differential nonlinearity (DNL) and the integral nonlinearity (INL) are simulated to be =0.8/−0.8 LSB and +2.1/−3.5LSB, respectively. The Conversion time of the 13-bit ADC is 512 ns. The effective number of bits (ENOB) is 11.33 bits and the power consumption is $47 \mu$ W.
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
