Extending Moore's Law through advances in semiconductor manufacturing equipment

A. Sinha
{"title":"Extending Moore's Law through advances in semiconductor manufacturing equipment","authors":"A. Sinha","doi":"10.1109/ISQED.2000.838878","DOIUrl":null,"url":null,"abstract":"Summary form only given, as follows. After more than thirty years of effectiveness, associated benefits to the electronics industry and several false alarms, it appears that Moore's Law is again threatened with derailment. These threats are in the form of a convergence of three waves which requires major necessary changes relating to: a) lithography below 0.13 /spl mu/m, which involves printing and aligning at submicron wavelength dimensions with new unproven lasers/lens systems; b) Cu/low-/spl kappa/ interconnect technology, which is facing major challenges in achieving commercially viable yields; and c) 300 mm wafer size conversion, which requires an extensive retooling of the entire industry. These enabling changes are overlaid on increasingly aggressive cost/quality requirements on the semiconductor fabs as the electronics industry evolves into the post-PC, Internet era. The author reviews some of the cutting edge work being done in the semiconductor manufacturing equipment area, including extendability/reuse of existing installed base for multiple generations, improved BKM's (Best Known Methodologies) and integrated process modules.","PeriodicalId":113766,"journal":{"name":"Proceedings IEEE 2000 First International Symposium on Quality Electronic Design (Cat. No. PR00525)","volume":"43 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2000-03-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings IEEE 2000 First International Symposium on Quality Electronic Design (Cat. No. PR00525)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISQED.2000.838878","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

Summary form only given, as follows. After more than thirty years of effectiveness, associated benefits to the electronics industry and several false alarms, it appears that Moore's Law is again threatened with derailment. These threats are in the form of a convergence of three waves which requires major necessary changes relating to: a) lithography below 0.13 /spl mu/m, which involves printing and aligning at submicron wavelength dimensions with new unproven lasers/lens systems; b) Cu/low-/spl kappa/ interconnect technology, which is facing major challenges in achieving commercially viable yields; and c) 300 mm wafer size conversion, which requires an extensive retooling of the entire industry. These enabling changes are overlaid on increasingly aggressive cost/quality requirements on the semiconductor fabs as the electronics industry evolves into the post-PC, Internet era. The author reviews some of the cutting edge work being done in the semiconductor manufacturing equipment area, including extendability/reuse of existing installed base for multiple generations, improved BKM's (Best Known Methodologies) and integrated process modules.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
通过半导体制造设备的进步扩展摩尔定律
仅给出摘要形式,如下。经过三十多年的有效性,对电子工业的相关利益和几次假警报,摩尔定律似乎再次受到脱轨的威胁。这些威胁以三波汇聚的形式出现,需要对以下方面进行重大必要的改变:a)低于0.13 /spl mu/m的光刻,这涉及到使用未经验证的新型激光器/透镜系统在亚微米波长尺寸上进行印刷和对准;b) Cu/low-/spl kappa/互连技术,该技术在实现商业上可行的产量方面面临重大挑战;c) 300毫米晶圆尺寸转换,这需要对整个行业进行广泛的重组。随着电子行业进入后pc、互联网时代,这些有利的变化叠加在半导体晶圆厂日益激进的成本/质量要求上。作者回顾了半导体制造设备领域正在进行的一些前沿工作,包括多代现有安装基础的可扩展性/重用性,改进的BKM(最知名的方法)和集成过程模块。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Low power testing of VLSI circuits: problems and solutions Quick on-chip self- and mutual-inductance screen Correct-by-design CAD enhancement for EMI and signal integrity An efficient rule-based OPC approach using a DRC tool for 0.18 /spl mu/m ASIC On testability of multiple precharged domino logic
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1