A comprehensive study of corner effects in tri-gate transistors

M. Stadele, R. J. Luyken, M. Roosz, M. Specht, W. Rosner, L. Dreeskornfeld, J. Hartwich, F. Hofmann, J. Kretz, E. Landgraf, L. Risch
{"title":"A comprehensive study of corner effects in tri-gate transistors","authors":"M. Stadele, R. J. Luyken, M. Roosz, M. Specht, W. Rosner, L. Dreeskornfeld, J. Hartwich, F. Hofmann, J. Kretz, E. Landgraf, L. Risch","doi":"10.1109/ESSDER.2004.1356515","DOIUrl":null,"url":null,"abstract":"We have performed extensive 2D and 3D device simulations to assess the impact of gate and drain voltages, channel doping, discrete impurity effects, and the device dimensions on the electron density accumulation in the corner regions of tri-gate transistors. For channel doping concentrations higher than 10/sup 18/ cm/sup -3/, these 'corner effects' are found to dominate the device behavior. They are most pronounced in the subthreshold regime and significantly reduced in short devices with rounded corners, thin gate oxides, and narrow channels.","PeriodicalId":287103,"journal":{"name":"Proceedings of the 30th European Solid-State Circuits Conference (IEEE Cat. No.04EX850)","volume":"80 11-12","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2004-11-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"41","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the 30th European Solid-State Circuits Conference (IEEE Cat. No.04EX850)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESSDER.2004.1356515","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 41

Abstract

We have performed extensive 2D and 3D device simulations to assess the impact of gate and drain voltages, channel doping, discrete impurity effects, and the device dimensions on the electron density accumulation in the corner regions of tri-gate transistors. For channel doping concentrations higher than 10/sup 18/ cm/sup -3/, these 'corner effects' are found to dominate the device behavior. They are most pronounced in the subthreshold regime and significantly reduced in short devices with rounded corners, thin gate oxides, and narrow channels.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
三栅极晶体管拐角效应的综合研究
我们进行了广泛的2D和3D器件模拟,以评估栅极和漏极电压、沟道掺杂、离散杂质效应以及器件尺寸对三栅极晶体管角区电子密度积累的影响。当通道掺杂浓度高于10/sup 18/ cm/sup -3/时,这些“角效应”被发现主导器件行为。它们在亚阈值状态下最为明显,在具有圆角、薄栅氧化物和窄通道的短器件中显著减少。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Bias stress in pentacene transistors measured by four probe transistor structures Interface passivation mechanisms in metal gated oxide capacitors Modeling of STI-induced stress phenomena in CMOS 90nm Flash technology A novel method for forming gate spacer and its effects on the W/WN/sub x//poly-Si gate stack Gate-capacitance extraction from RF C-V measurements [MOS device applications]
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1