Use of HDL code checkers to support the IP entrance check - a requirement analysis

Ronny Frevert, Steffen Rülke, Torsten Schäfer, F. Dresig
{"title":"Use of HDL code checkers to support the IP entrance check - a requirement analysis","authors":"Ronny Frevert, Steffen Rülke, Torsten Schäfer, F. Dresig","doi":"10.1109/DSD.2002.1115393","DOIUrl":null,"url":null,"abstract":"Systems for coding style analysis, so called hardware description languages (HDL) code checkers, can accomplish an important contribution for the IP entrance check, that means selection, compliance test and quality estimation of reusable components for the system design. This paper summarizes the related requirements on HDL code checkers derived from a concrete industrial environment. A proposed evaluation table will help to evaluate and select HDL code checkers for particular requirements.","PeriodicalId":330609,"journal":{"name":"Proceedings Euromicro Symposium on Digital System Design. Architectures, Methods and Tools","volume":"118 1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2002-09-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings Euromicro Symposium on Digital System Design. Architectures, Methods and Tools","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DSD.2002.1115393","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

Systems for coding style analysis, so called hardware description languages (HDL) code checkers, can accomplish an important contribution for the IP entrance check, that means selection, compliance test and quality estimation of reusable components for the system design. This paper summarizes the related requirements on HDL code checkers derived from a concrete industrial environment. A proposed evaluation table will help to evaluate and select HDL code checkers for particular requirements.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
使用HDL代码检查器来支持IP入口检查——一个需求分析
用于编码风格分析的系统,即所谓的硬件描述语言(HDL)代码检查器,可以完成IP入口检查的重要贡献,即系统设计中可重用组件的选择、符合性测试和质量评估。本文从一个具体的工业环境中总结了对HDL代码检查器的相关要求。建议的评估表将有助于评估和选择特定要求的HDL代码检查器。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Fault latencies of concurrent checking FSMs On the fundamental design gap in terabit per second packet switching Bit-level allocation of multiple-precision specifications Improving mW/MHz ratio in FPGAs pipelined designs Hardware implementation of a memory allocator
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1