Integrated CMOS wide tuning range integer-N frequency synthesiser for spectrum monitoring functions in cognitive radio systems

S. Liang, W. Redman-White
{"title":"Integrated CMOS wide tuning range integer-N frequency synthesiser for spectrum monitoring functions in cognitive radio systems","authors":"S. Liang, W. Redman-White","doi":"10.1049/iet-cds.2012.0014","DOIUrl":null,"url":null,"abstract":"An integrated frequency synthesiser is designed and implemented in standard 130 nm complementary metal-oxide semiconductor (CMOS) technology for spectrum monitoring receiver function needed in an associated cognitive radio system. This function demands very wide continuous tuning range albeit with only moderate phase noise performance, although low-power consumption and small die area are high priorities. To meet these unusual specifications, a ring oscillator is used as the frequency source, and a novel high-speed low-power integer-N programmable divider is developed to achieve the tuning range. Using a 25 MHz reference frequency, the ring oscillator-based synthesiser tunes continuously from 5 to 7.3 GHz with 100 MHz steps, maintaining the measured phase noise and reference spur levels below −80.5 dBc/Hz at any frequency offset between 100 kHz and 100 MHz for all output frequencies. The power consumption of the complete frequency synthesiser (excluding the output buffer and the reference crystal oscillator) is 9.98 mW from a 1.2 V supply.","PeriodicalId":120076,"journal":{"name":"IET Circuits Devices Syst.","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2012-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IET Circuits Devices Syst.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1049/iet-cds.2012.0014","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

An integrated frequency synthesiser is designed and implemented in standard 130 nm complementary metal-oxide semiconductor (CMOS) technology for spectrum monitoring receiver function needed in an associated cognitive radio system. This function demands very wide continuous tuning range albeit with only moderate phase noise performance, although low-power consumption and small die area are high priorities. To meet these unusual specifications, a ring oscillator is used as the frequency source, and a novel high-speed low-power integer-N programmable divider is developed to achieve the tuning range. Using a 25 MHz reference frequency, the ring oscillator-based synthesiser tunes continuously from 5 to 7.3 GHz with 100 MHz steps, maintaining the measured phase noise and reference spur levels below −80.5 dBc/Hz at any frequency offset between 100 kHz and 100 MHz for all output frequencies. The power consumption of the complete frequency synthesiser (excluding the output buffer and the reference crystal oscillator) is 9.98 mW from a 1.2 V supply.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
用于认知无线电系统频谱监测功能的集成CMOS宽调谐范围整数n频率合成器
采用标准的130 nm互补金属氧化物半导体(CMOS)技术设计并实现了一种集成频率合成器,用于相关认知无线电系统所需的频谱监测接收器功能。该功能要求非常宽的连续调谐范围,尽管只有适度的相位噪声性能,尽管低功耗和小模具面积是高优先级。为了满足这些不寻常的要求,采用环形振荡器作为频率源,并开发了一种新型的高速低功耗整数n可编程分频器来实现调谐范围。使用25 MHz的参考频率,基于环形振荡器的合成器以100 MHz的步进从5到7.3 GHz连续调谐,在所有输出频率的100 kHz和100 MHz之间的任何频率偏移下,保持测量的相位噪声和参考杂散电平低于- 80.5 dBc/Hz。完整频率合成器(不包括输出缓冲器和参考晶体振荡器)的功耗为9.98 mW,来自1.2 V电源。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A low-offset low-power and high-speed dynamic latch comparator with a preamplifier-enhanced stage Embedding delay-based physical unclonable functions in networks-on-chip Design of 10T SRAM cell with improved read performance and expanded write margin On the applicability of two-bit carbon nanotube through-silicon via for power distribution networks in 3-D integrated circuits Analytical model and simulation-based analysis of a work function engineered triple metal tunnel field-effect transistor device showing excellent device performance
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1