A subthreshold surface potential modeling of drain/source edge effect on double gate MOS transistor

Satyanand Namana, S. Baishya, K. Koley
{"title":"A subthreshold surface potential modeling of drain/source edge effect on double gate MOS transistor","authors":"Satyanand Namana, S. Baishya, K. Koley","doi":"10.1109/ICEIE.2010.5559844","DOIUrl":null,"url":null,"abstract":"An analytical sub-threshold surface potential model for double gate MOSFET (DG-MOSFET) is presented incorporating the edge effects at the source and drain ends. As the gate length of DG MOSFETs is scaled down, the barrier lowering becomes very important. A fitting parameter α is introduced to compensate this effect. The results obtained with this modeled equation are well matched with the results from 2-D numerical simulator TCAD.","PeriodicalId":211301,"journal":{"name":"2010 International Conference on Electronics and Information Engineering","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2010-09-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"8","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2010 International Conference on Electronics and Information Engineering","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICEIE.2010.5559844","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 8

Abstract

An analytical sub-threshold surface potential model for double gate MOSFET (DG-MOSFET) is presented incorporating the edge effects at the source and drain ends. As the gate length of DG MOSFETs is scaled down, the barrier lowering becomes very important. A fitting parameter α is introduced to compensate this effect. The results obtained with this modeled equation are well matched with the results from 2-D numerical simulator TCAD.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
双栅MOS晶体管漏极/源极边缘效应的亚阈值表面电势建模
提出了一种考虑源极和漏极边缘效应的双栅极MOSFET (DG-MOSFET)亚阈值表面电势解析模型。随着DG mosfet栅极长度的减小,降低势垒变得非常重要。引入拟合参数α来补偿这种影响。该模型的计算结果与二维数值模拟器TCAD的计算结果吻合较好。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A FPGA-based sweep-frequency voltage source for EIT system Conceptual model of valuation effects based on inter-firm relationship Dynamic policies for supporting quality of service in service-oriented architecture A Neural network based approach for modeling of severity of defects in function based software systems Analysis of single-path and multi-path AODVs over Manhattan Grid mobility model for mobile Ad hoc networks
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1