A Fully Integrated, Automatically Generated DC–DC Converter Maintaining >75% Efficiency From 398 K Down to 23 K Across Wide Load Ranges in 12-nm FinFET
{"title":"A Fully Integrated, Automatically Generated DC–DC Converter Maintaining >75% Efficiency From 398 K Down to 23 K Across Wide Load Ranges in 12-nm FinFET","authors":"Anhang Li;Jeongsup Lee;Prashansa Mukim;Brian D. Hoskins;Pragya Shrestha;David Wentzloff;David Blaauw;Dennis Sylvester;Mehdi Saligane","doi":"10.1109/LSSC.2023.3349129","DOIUrl":null,"url":null,"abstract":"This letter presents a fully integrated recursive successive-approximation switched capacitor (RSC) DC–DC converter implemented using an automatic cell-based layout generation in 12-nm FinFET technology. A novel design methodology is demonstrated based on the theoretical analyses of the optimal energy operation of the switched-capacitor (SC) DC–DC converter and directly finds the optimal design parameters from the given input specifications. The converter maintains >75% efficiency across a vast range of output currents and temperatures. Our design targets voltage scaling for applications, such as cryo-computing, cryo-sensing, and parts of quantum computing, to achieve high-system power efficiency.","PeriodicalId":13032,"journal":{"name":"IEEE Solid-State Circuits Letters","volume":"7 ","pages":"42-45"},"PeriodicalIF":2.2000,"publicationDate":"2024-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Solid-State Circuits Letters","FirstCategoryId":"1085","ListUrlMain":"https://ieeexplore.ieee.org/document/10379433/","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"COMPUTER SCIENCE, HARDWARE & ARCHITECTURE","Score":null,"Total":0}
引用次数: 0
Abstract
This letter presents a fully integrated recursive successive-approximation switched capacitor (RSC) DC–DC converter implemented using an automatic cell-based layout generation in 12-nm FinFET technology. A novel design methodology is demonstrated based on the theoretical analyses of the optimal energy operation of the switched-capacitor (SC) DC–DC converter and directly finds the optimal design parameters from the given input specifications. The converter maintains >75% efficiency across a vast range of output currents and temperatures. Our design targets voltage scaling for applications, such as cryo-computing, cryo-sensing, and parts of quantum computing, to achieve high-system power efficiency.