Design and analysis of a low phase noise, wide tunable CMOS based low power VCO with active inductor

IF 1.2 4区 工程技术 Q4 COMPUTER SCIENCE, HARDWARE & ARCHITECTURE Analog Integrated Circuits and Signal Processing Pub Date : 2024-02-28 DOI:10.1007/s10470-024-02266-z
Isha Kadyan, Manoj Kumar
{"title":"Design and analysis of a low phase noise, wide tunable CMOS based low power VCO with active inductor","authors":"Isha Kadyan,&nbsp;Manoj Kumar","doi":"10.1007/s10470-024-02266-z","DOIUrl":null,"url":null,"abstract":"<div><p>A novel active-inductor based VCO design, employing a 180 nm TSMC technology, is postulated in this work. The coarse frequency is obtained in this VCO system by regulating the MOS-based active inductor. This design provides a high oscillation frequency of 3.7 GHz and a tuning range of 99.25% when the voltage ranges from 1 to 2 V. The total power consumed by this active-inductor based VCO varies from 0.7 mW to 33.32 mW within the specified range. The achieved phase noise is − 107 dBc/Hz at 1 MHz offset frequency. The figure of merit measured is − 162.15 dBc/Hz. The results demonstrate that the proposed VCO functions more effectively than the existing VCOs.</p></div>","PeriodicalId":7827,"journal":{"name":"Analog Integrated Circuits and Signal Processing","volume":null,"pages":null},"PeriodicalIF":1.2000,"publicationDate":"2024-02-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://link.springer.com/content/pdf/10.1007/s10470-024-02266-z.pdf","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Analog Integrated Circuits and Signal Processing","FirstCategoryId":"5","ListUrlMain":"https://link.springer.com/article/10.1007/s10470-024-02266-z","RegionNum":4,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q4","JCRName":"COMPUTER SCIENCE, HARDWARE & ARCHITECTURE","Score":null,"Total":0}
引用次数: 0

Abstract

A novel active-inductor based VCO design, employing a 180 nm TSMC technology, is postulated in this work. The coarse frequency is obtained in this VCO system by regulating the MOS-based active inductor. This design provides a high oscillation frequency of 3.7 GHz and a tuning range of 99.25% when the voltage ranges from 1 to 2 V. The total power consumed by this active-inductor based VCO varies from 0.7 mW to 33.32 mW within the specified range. The achieved phase noise is − 107 dBc/Hz at 1 MHz offset frequency. The figure of merit measured is − 162.15 dBc/Hz. The results demonstrate that the proposed VCO functions more effectively than the existing VCOs.

Abstract Image

查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
设计和分析基于有源电感器的低相位噪声、宽可调 CMOS 低功率 VCO
本研究提出了一种基于有源电感器的新型 VCO 设计,采用了 180 纳米 TSMC 技术。该 VCO 系统通过调节基于 MOS 的有源电感器获得粗频率。该设计的振荡频率高达 3.7 GHz,当电压范围在 1 至 2 V 之间时,调谐范围可达 99.25%。在指定范围内,这种基于有源电感的 VCO 消耗的总功率从 0.7 mW 到 33.32 mW 不等。在 1 MHz 偏移频率下,相位噪声为 - 107 dBc/Hz。测得的优越性为 - 162.15 dBc/Hz。结果表明,拟议的 VCO 比现有的 VCO 更有效。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
Analog Integrated Circuits and Signal Processing
Analog Integrated Circuits and Signal Processing 工程技术-工程:电子与电气
CiteScore
0.30
自引率
7.10%
发文量
141
审稿时长
7.3 months
期刊介绍: Analog Integrated Circuits and Signal Processing is an archival peer reviewed journal dedicated to the design and application of analog, radio frequency (RF), and mixed signal integrated circuits (ICs) as well as signal processing circuits and systems. It features both new research results and tutorial views and reflects the large volume of cutting-edge research activity in the worldwide field today. A partial list of topics includes analog and mixed signal interface circuits and systems; analog and RFIC design; data converters; active-RC, switched-capacitor, and continuous-time integrated filters; mixed analog/digital VLSI systems; wireless radio transceivers; clock and data recovery circuits; and high speed optoelectronic circuits and systems.
期刊最新文献
FPGA-based implementation and verification of hybrid security algorithm for NoC architecture A multiple resonant microstrip patch heart shape antenna for satellite and Wi-Fi communication Low power content addressable memory using common match line scheme for high performance processors An ultra-low power fully CMOS sub-bandgap reference in weak inversion Secure and reliable communication using memristor-based chaotic circuit
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1