{"title":"Special Issue on Silicon Lifecycle Management","authors":"Mehdi Tahoori, Yervant Zorian","doi":"10.1109/mdat.2024.3392620","DOIUrl":null,"url":null,"abstract":"The Semiconductor Industry faces mounting challenges with the rapid advancement of device and system complexity. While increased transistor densities and smaller feature sizes present opportunities for enhanced capabilities, they also bring about significant hurdles such as heightened manufacturing variability and sensitivity to runtime and workload effects. Moreover, higher design densities result in elevated current and power densities, necessitating solutions for maintaining voltage supply levels and managing heat dissipation. Complicated factors like chip placement, system arrangements, and hardware–software interactions further elevate the risk of physical failure, making it challenging to model, mitigate, or identify issues during the design, manufacturing, and testing phases.","PeriodicalId":48917,"journal":{"name":"IEEE Design & Test","volume":null,"pages":null},"PeriodicalIF":1.9000,"publicationDate":"2024-06-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Design & Test","FirstCategoryId":"5","ListUrlMain":"https://doi.org/10.1109/mdat.2024.3392620","RegionNum":4,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"COMPUTER SCIENCE, HARDWARE & ARCHITECTURE","Score":null,"Total":0}
引用次数: 0
Abstract
The Semiconductor Industry faces mounting challenges with the rapid advancement of device and system complexity. While increased transistor densities and smaller feature sizes present opportunities for enhanced capabilities, they also bring about significant hurdles such as heightened manufacturing variability and sensitivity to runtime and workload effects. Moreover, higher design densities result in elevated current and power densities, necessitating solutions for maintaining voltage supply levels and managing heat dissipation. Complicated factors like chip placement, system arrangements, and hardware–software interactions further elevate the risk of physical failure, making it challenging to model, mitigate, or identify issues during the design, manufacturing, and testing phases.
期刊介绍：
IEEE Design & Test offers original works describing the models, methods, and tools used to design and test microelectronic systems from devices and circuits to complete systems-on-chip and embedded software. The magazine focuses on current and near-future practice, and includes tutorials, how-to articles, and real-world case studies. The magazine seeks to bring to its readers not only important technology advances but also technology leaders, their perspectives through its columns, interviews, and roundtable discussions. Topics include semiconductor IC design, semiconductor intellectual property blocks, design, verification and test technology, design for manufacturing and yield, embedded software and systems, low-power and energy-efficient design, electronic design automation tools, practical technology, and standards.
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
