A Sub-0.1% THD Sinusoidal-Signal Generator for Impedance Measurement Using a Delta-Sigma-Modulated Look-Up Table

IF 4.9 2区 工程技术 Q2 ENGINEERING, ELECTRICAL & ELECTRONIC IEEE Transactions on Circuits and Systems II: Express Briefs Pub Date : 2024-06-26 DOI:10.1109/TCSII.2024.3419705
Jaehyeong Park;Matthew L. Johnston
{"title":"A Sub-0.1% THD Sinusoidal-Signal Generator for Impedance Measurement Using a Delta-Sigma-Modulated Look-Up Table","authors":"Jaehyeong Park;Matthew L. Johnston","doi":"10.1109/TCSII.2024.3419705","DOIUrl":null,"url":null,"abstract":"Many frequency-based electronic measurement applications require a sinusoidal stimulus with high linearity, such for accurate impedance measurement systems used in chemistry, biology, and physical sensing. In this brief, we present a highly linear sinusoidal-signal generator (SSG) on chip for use in such impedance measurement systems. Building upon prior digital SSG approaches that use a digital multi-stage noise-shaping (MASH) modulator to achieve high linearity while using a small digital-to-analog converter (DAC), we introduce delta-sigma modulation directly to the look-up table, achieving similarly high linearity without requiring a MASH modulator in the signal chain, which adds both design complexity and in-band errors. A prototype integrated circuit was fabricated using 180nm CMOS and measured while generating a 20 kHz, 140 mVpp sine wave. It achieves 0.088% THD through the \n<inline-formula> <tex-math>$20^{th}$ </tex-math></inline-formula>\n harmonic and 63.5 dB SFDR. The approach is highly digital in nature and therefore amenable to implementation using automated synthesis and place and route, which makes it a promising approach for future scalability in advanced CMOS process nodes.","PeriodicalId":13101,"journal":{"name":"IEEE Transactions on Circuits and Systems II: Express Briefs","volume":"71 12","pages":"4794-4798"},"PeriodicalIF":4.9000,"publicationDate":"2024-06-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Transactions on Circuits and Systems II: Express Briefs","FirstCategoryId":"5","ListUrlMain":"https://ieeexplore.ieee.org/document/10571978/","RegionNum":2,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q2","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

Abstract

Many frequency-based electronic measurement applications require a sinusoidal stimulus with high linearity, such for accurate impedance measurement systems used in chemistry, biology, and physical sensing. In this brief, we present a highly linear sinusoidal-signal generator (SSG) on chip for use in such impedance measurement systems. Building upon prior digital SSG approaches that use a digital multi-stage noise-shaping (MASH) modulator to achieve high linearity while using a small digital-to-analog converter (DAC), we introduce delta-sigma modulation directly to the look-up table, achieving similarly high linearity without requiring a MASH modulator in the signal chain, which adds both design complexity and in-band errors. A prototype integrated circuit was fabricated using 180nm CMOS and measured while generating a 20 kHz, 140 mVpp sine wave. It achieves 0.088% THD through the $20^{th}$ harmonic and 63.5 dB SFDR. The approach is highly digital in nature and therefore amenable to implementation using automated synthesis and place and route, which makes it a promising approach for future scalability in advanced CMOS process nodes.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
使用三角积分调制查询表进行阻抗测量的总谐波失真度低于 0.1% 的正弦信号发生器
许多基于频率的电子测量应用需要高线性度的正弦激励,例如用于化学、生物和物理传感领域的精确阻抗测量系统。在本简介中,我们介绍了用于此类阻抗测量系统的高线性正弦信号发生器(SSG)芯片。以前的数字 SSG 方法使用数字多级噪声整形 (MASH) 调制器来实现高线性度,同时使用小型数模转换器 (DAC),在此基础上,我们直接在查找表中引入了 delta-sigma 调制,实现了类似的高线性度,而无需在信号链中使用 MASH 调制器,因为 MASH 调制器会增加设计复杂性和带内误差。使用 180nm CMOS 制作了集成电路原型,并在产生 20 kHz、140 mVpp 正弦波时进行了测量。它通过 20^{th}$ 谐波实现了 0.088% 的总谐波失真和 63.5 dB 的 SFDR。该方法具有高度的数字特性,因此适合使用自动合成和置位布线来实现,这使其成为未来在先进 CMOS 工艺节点中实现可扩展性的一种有前途的方法。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
IEEE Transactions on Circuits and Systems II: Express Briefs
IEEE Transactions on Circuits and Systems II: Express Briefs 工程技术-工程:电子与电气
CiteScore
7.90
自引率
20.50%
发文量
883
审稿时长
3.0 months
期刊介绍: TCAS II publishes brief papers in the field specified by the theory, analysis, design, and practical implementations of circuits, and the application of circuit techniques to systems and to signal processing. Included is the whole spectrum from basic scientific theory to industrial applications. The field of interest covered includes: Circuits: Analog, Digital and Mixed Signal Circuits and Systems Nonlinear Circuits and Systems, Integrated Sensors, MEMS and Systems on Chip, Nanoscale Circuits and Systems, Optoelectronic Circuits and Systems, Power Electronics and Systems Software for Analog-and-Logic Circuits and Systems Control aspects of Circuits and Systems.
期刊最新文献
IEEE Circuits and Systems Society Information Online Load Power Factor Angle Estimation and Its Application in a Current Sensor-Less Dead-Time Distortion Compensation Technique in Single-Phase PWM VSI With Lagging Load IEEE Circuits and Systems Society Information Table of Contents Incoming Editorial
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1