A 99.1-dB SFDR, 87.1-dB SNDR, 50-kS/s 3rd-Order Continuous-Time Incremental ADC With Current-Controlled-Oscillator Quantizer

IF 4 2区 工程技术 Q2 ENGINEERING, ELECTRICAL & ELECTRONIC IEEE Transactions on Circuits and Systems II: Express Briefs Pub Date : 2024-06-27 DOI:10.1109/TCSII.2024.3419792
Siyuan Yu;Matthew L. Johnston
{"title":"A 99.1-dB SFDR, 87.1-dB SNDR, 50-kS/s 3rd-Order Continuous-Time Incremental ADC With Current-Controlled-Oscillator Quantizer","authors":"Siyuan Yu;Matthew L. Johnston","doi":"10.1109/TCSII.2024.3419792","DOIUrl":null,"url":null,"abstract":"This brief presents a \n<inline-formula> <tex-math>$3{^{\\text {rd}}}$ </tex-math></inline-formula>\n-order continuous-time (CT) incremental ADC that uses a pseudo-differential current-controlled-oscillator quantizer (CCOQ). The approach combines the complementary aspects of CCO-based quantization and incremental ADC operation. The CCOQ, used as a frequency quantizer, improves the efficiency of high-order incremental operation as it provides multi-bit quantization, intrinsic dynamic element matching, and an additional order of residual accumulation. At the same time, the CCOQ conveniently does not require reset in the analog domain, thus simplifying oscillator design. A prototype IC was fabricated in 180nm CMOS process. Clocked at 3.2 MHz with a Nyquist sampling rate of 50 kHz, based on measurements it achieves 87.1 dB SNDR, 99.1 dB SFDR, and 89.7 dB DR and consumes 204\n<inline-formula> <tex-math>$\\mu $ </tex-math></inline-formula>\n W at 1.4V supply. This results in a competitive 168 dB SNDR-based Schreier FoM, and it demonstrates the potential for leveraging CCOQ benefits within an IADC topology.","PeriodicalId":13101,"journal":{"name":"IEEE Transactions on Circuits and Systems II: Express Briefs","volume":"71 12","pages":"4799-4803"},"PeriodicalIF":4.0000,"publicationDate":"2024-06-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Transactions on Circuits and Systems II: Express Briefs","FirstCategoryId":"5","ListUrlMain":"https://ieeexplore.ieee.org/document/10574350/","RegionNum":2,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q2","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

Abstract

This brief presents a $3{^{\text {rd}}}$ -order continuous-time (CT) incremental ADC that uses a pseudo-differential current-controlled-oscillator quantizer (CCOQ). The approach combines the complementary aspects of CCO-based quantization and incremental ADC operation. The CCOQ, used as a frequency quantizer, improves the efficiency of high-order incremental operation as it provides multi-bit quantization, intrinsic dynamic element matching, and an additional order of residual accumulation. At the same time, the CCOQ conveniently does not require reset in the analog domain, thus simplifying oscillator design. A prototype IC was fabricated in 180nm CMOS process. Clocked at 3.2 MHz with a Nyquist sampling rate of 50 kHz, based on measurements it achieves 87.1 dB SNDR, 99.1 dB SFDR, and 89.7 dB DR and consumes 204 $\mu $ W at 1.4V supply. This results in a competitive 168 dB SNDR-based Schreier FoM, and it demonstrates the potential for leveraging CCOQ benefits within an IADC topology.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
99.1 分贝 SFDR、87.1 分贝 SNDR、50 千秒/秒三阶连续时间增量 ADC,带电流控制振荡器量化器
本简介介绍了一种使用伪差分电流控制振荡器量化器(CCOQ)的 3{^{text {rd}}$ -阶连续时间(CT)增量 ADC。)这种方法结合了基于 CCO 的量化和增量 ADC 操作的互补性。作为频率量化器使用的 CCOQ 可提高高阶增量操作的效率,因为它提供了多位量化、内在动态元素匹配和额外的残差累加阶数。同时,CCOQ 无需在模拟域中复位,从而简化了振荡器的设计。原型集成电路采用 180 纳米 CMOS 工艺制造。时钟频率为 3.2 MHz,奈奎斯特采样率为 50 kHz,根据测量结果,它的 SNDR 为 87.1 dB,SFDR 为 99.1 dB,DR 为 89.7 dB,在 1.4V 电源下的功耗为 204 $\mu $ W。这使得基于 168 dB SNDR 的 Schreier FoM 更具竞争力,并证明了在 IADC 拓扑中利用 CCOQ 优势的潜力。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
IEEE Transactions on Circuits and Systems II: Express Briefs
IEEE Transactions on Circuits and Systems II: Express Briefs 工程技术-工程:电子与电气
CiteScore
7.90
自引率
20.50%
发文量
883
审稿时长
3.0 months
期刊介绍: TCAS II publishes brief papers in the field specified by the theory, analysis, design, and practical implementations of circuits, and the application of circuit techniques to systems and to signal processing. Included is the whole spectrum from basic scientific theory to industrial applications. The field of interest covered includes: Circuits: Analog, Digital and Mixed Signal Circuits and Systems Nonlinear Circuits and Systems, Integrated Sensors, MEMS and Systems on Chip, Nanoscale Circuits and Systems, Optoelectronic Circuits and Systems, Power Electronics and Systems Software for Analog-and-Logic Circuits and Systems Control aspects of Circuits and Systems.
期刊最新文献
Table of Contents IEEE Transactions on Circuits and Systems--II: Express Briefs Publication Information Table of Contents Guest Editorial Special Issue on the 2024 ISICAS: A CAS Journal Track Symposium IEEE Circuits and Systems Society Information
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1