Performance analysis of fractional‐order modified SRF PLL under grid abnormalities

IF 1.8 3区 工程技术 Q3 ENGINEERING, ELECTRICAL & ELECTRONIC International Journal of Circuit Theory and Applications Pub Date : 2024-07-18 DOI:10.1002/cta.4161
Oinam Lotika Devi, Alka Singh
{"title":"Performance analysis of fractional‐order modified SRF PLL under grid abnormalities","authors":"Oinam Lotika Devi, Alka Singh","doi":"10.1002/cta.4161","DOIUrl":null,"url":null,"abstract":"This article proposes two different structures of fractional‐order modified synchronous reference frame phase‐locked loop (MSRF PLL) and discusses their performance under different grid abnormalities. Phase‐locked loop (PLL) is a type of closed‐loop feedback control system that ensures phase and frequency coherence between its input and output signals. The basic synchronous reference frame phase‐locked loop (SRF‐PLL) is a conventional synchronization technique that is frequently employed in grid‐connected systems for power electronic converters. The SRF‐PLL offers rapid and precise phase/frequency detection under ideal grid environments. However, its performance is severely hampered under unbalanced and distorted grid environments. This paper discusses two new configurations of fractional‐order (FO) modified SRF (MSRF), one with fractional order only in additional low‐pass filter of first order (FO‐LP) and another fractional order in both first‐order low‐pass filter and PI (FO‐LPFO‐PI) of MSRF. These controllers are assembled using FOs “<jats:italic>a</jats:italic>” and “<jats:italic>b</jats:italic>” with limits as 0 &lt; <jats:italic>a</jats:italic> &lt; 2 and 0 &lt; <jats:italic>b</jats:italic> &lt; 2. The performance analysis of proposed FO MSRFs is done under grid abnormalities like voltage sag and swell, polluted grid supply, frequency change, phase change, and variables for dc offset. The outcomes of simulation are acquired using FO modeling and control (FOMCON) toolbox for MATLAB/SIMULINK, and the experimental results are validated with simulation results. A fair comparison among the MSRF‐PLL, FO‐LP MSRF‐PLL, and FO‐LPFO‐PI MSRF‐PLL is also depicted during grid abnormalities.","PeriodicalId":13874,"journal":{"name":"International Journal of Circuit Theory and Applications","volume":null,"pages":null},"PeriodicalIF":1.8000,"publicationDate":"2024-07-18","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"International Journal of Circuit Theory and Applications","FirstCategoryId":"5","ListUrlMain":"https://doi.org/10.1002/cta.4161","RegionNum":3,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

Abstract

This article proposes two different structures of fractional‐order modified synchronous reference frame phase‐locked loop (MSRF PLL) and discusses their performance under different grid abnormalities. Phase‐locked loop (PLL) is a type of closed‐loop feedback control system that ensures phase and frequency coherence between its input and output signals. The basic synchronous reference frame phase‐locked loop (SRF‐PLL) is a conventional synchronization technique that is frequently employed in grid‐connected systems for power electronic converters. The SRF‐PLL offers rapid and precise phase/frequency detection under ideal grid environments. However, its performance is severely hampered under unbalanced and distorted grid environments. This paper discusses two new configurations of fractional‐order (FO) modified SRF (MSRF), one with fractional order only in additional low‐pass filter of first order (FO‐LP) and another fractional order in both first‐order low‐pass filter and PI (FO‐LPFO‐PI) of MSRF. These controllers are assembled using FOs “a” and “b” with limits as 0 < a < 2 and 0 < b < 2. The performance analysis of proposed FO MSRFs is done under grid abnormalities like voltage sag and swell, polluted grid supply, frequency change, phase change, and variables for dc offset. The outcomes of simulation are acquired using FO modeling and control (FOMCON) toolbox for MATLAB/SIMULINK, and the experimental results are validated with simulation results. A fair comparison among the MSRF‐PLL, FO‐LP MSRF‐PLL, and FO‐LPFO‐PI MSRF‐PLL is also depicted during grid abnormalities.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
电网异常情况下分数阶修正 SRF PLL 的性能分析
本文提出了两种不同结构的分数阶修正同步参考帧锁相环(MSRF PLL),并讨论了它们在不同电网异常情况下的性能。锁相环(PLL)是一种闭环反馈控制系统,可确保输入和输出信号之间的相位和频率一致性。基本同步参考帧锁相环(SRF-PLL)是一种传统的同步技术,经常用于电力电子转换器的并网系统中。在理想的电网环境下,SRF-PLL 可提供快速、精确的相位/频率检测。然而,在不平衡和畸变的电网环境下,其性能会受到严重影响。本文讨论了两种新的分数阶(FO)修正 SRF(MSRF)配置,一种仅在一阶附加低通滤波器(FO-LP)中具有分数阶,另一种在 MSRF 的一阶低通滤波器和 PI(FO-LPFO-PI)中均具有分数阶。这些控制器由 FO "a "和 "b "组成,限值分别为 0 < a < 2 和 0 < b < 2。 提议的 FO MSRF 的性能分析是在电网异常情况下进行的,如电压下陷和电压膨胀、电网污染、频率变化、相位变化和直流偏移变量。仿真结果使用 MATLAB/SIMULINK 的 FO 建模和控制(FOMCON)工具箱获得,实验结果与仿真结果进行了验证。在电网异常期间,还对 MSRF-PLL、FO-LP MSRF-PLL 和 FO-LPFO-PI MSRF-PLL 进行了公平比较。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
International Journal of Circuit Theory and Applications
International Journal of Circuit Theory and Applications 工程技术-工程:电子与电气
CiteScore
3.60
自引率
34.80%
发文量
277
审稿时长
4.5 months
期刊介绍: The scope of the Journal comprises all aspects of the theory and design of analog and digital circuits together with the application of the ideas and techniques of circuit theory in other fields of science and engineering. Examples of the areas covered include: Fundamental Circuit Theory together with its mathematical and computational aspects; Circuit modeling of devices; Synthesis and design of filters and active circuits; Neural networks; Nonlinear and chaotic circuits; Signal processing and VLSI; Distributed, switched and digital circuits; Power electronics; Solid state devices. Contributions to CAD and simulation are welcome.
期刊最新文献
Issue Information Issue Information Lightweight High‐Throughput TRNG Based on Single‐Node Boolean Chaotic Structure Varactor‐tuned bandpass filter using a microstrip stepped‐impedance combline filter and a new J‐inverter A Compact Implementation of Shadow on an IoT Processor
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1