A Co-Optimization of Software and Hardware for PCIe-Based Small Packet DMA Transfer

IF 1.7 4区计算机科学 Q3 COMPUTER SCIENCE, HARDWARE & ARCHITECTURE IEEE Embedded Systems Letters Pub Date : 2024-07-17 DOI:10.1109/les.2024.3429544

Xiaotian Gu, Lisong Shao, Ningfeng Bai, Guosheng Zhang, Xinyi Zhang

引用次数: 0

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

基于 PCIe 的小数据包 DMA 传输的软硬件协同优化

本文章由计算机程序翻译，如有差异，请以英文原文为准。

求助全文

约1分钟内获得全文去求助

来源期刊

IEEE Embedded Systems Letters Engineering-Control and Systems Engineering

CiteScore

3.30

自引率

0.00%

发文量

期刊介绍： The IEEE Embedded Systems Letters (ESL), provides a forum for rapid dissemination of latest technical advances in embedded systems and related areas in embedded software. The emphasis is on models, methods, and tools that ensure secure, correct, efficient and robust design of embedded systems and their applications.

期刊最新文献

Table of Contents Editorial IEEE Embedded Systems Letters Publication Information ViTSen: Bridging Vision Transformers and Edge Computing With Advanced In/Near-Sensor Processing Methodology for Formal Verification of Hardware Safety Strategies Using SMT