Low-Voltage ITO Depressed Synaptic Transistors for Neuromorphic Application

IF 4.1 2区 工程技术 Q2 ENGINEERING, ELECTRICAL & ELECTRONIC IEEE Electron Device Letters Pub Date : 2024-08-23 DOI:10.1109/LED.2024.3448367
Pengfei Chen;Wei Dou;Yuling Peng;Xiaodong Xu;Yingjie Ai;Weichang Zhou;Dongsheng Tang
{"title":"Low-Voltage ITO Depressed Synaptic Transistors for Neuromorphic Application","authors":"Pengfei Chen;Wei Dou;Yuling Peng;Xiaodong Xu;Yingjie Ai;Weichang Zhou;Dongsheng Tang","doi":"10.1109/LED.2024.3448367","DOIUrl":null,"url":null,"abstract":"Herein, thin-film transistors (TFT) with ITO as the n-channel active layer were prepared on transparent substrates by magnetron sputtering at room temperature. The use of chitosan with an electric-double-layer (EDL) effect as the gate dielectric enabled low power consumption. The relaxation phenomenon induced by ion migration was effectively utilized, enabling ITO synaptic transistors to emulate various synaptic behaviors, including excitatory postsynaptic currents (EPSC) and inhibitory postsynaptic currents (IPSC), paired pulse depression (PPD), long term depression (LTD), and short term memory (STM) to long term memory (LTM) transition, highlight the potential of ITO thin film transistors in emulating complex neural processes. Additionally, the devices display frequency dependent capacitance characteristics, indicating suitability for low-pass filter applications in signal processing. The ITO thin film synaptic transistors with paired pulse depressed behavior represent a promising potential for advancing neuromorphic computing systems, offering avenues for further research and development in synaptic bionics, emulating human learning and memory, and neural chips.","PeriodicalId":13198,"journal":{"name":"IEEE Electron Device Letters","volume":"45 10","pages":"1863-1866"},"PeriodicalIF":4.1000,"publicationDate":"2024-08-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Electron Device Letters","FirstCategoryId":"5","ListUrlMain":"https://ieeexplore.ieee.org/document/10643954/","RegionNum":2,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q2","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

Abstract

Herein, thin-film transistors (TFT) with ITO as the n-channel active layer were prepared on transparent substrates by magnetron sputtering at room temperature. The use of chitosan with an electric-double-layer (EDL) effect as the gate dielectric enabled low power consumption. The relaxation phenomenon induced by ion migration was effectively utilized, enabling ITO synaptic transistors to emulate various synaptic behaviors, including excitatory postsynaptic currents (EPSC) and inhibitory postsynaptic currents (IPSC), paired pulse depression (PPD), long term depression (LTD), and short term memory (STM) to long term memory (LTM) transition, highlight the potential of ITO thin film transistors in emulating complex neural processes. Additionally, the devices display frequency dependent capacitance characteristics, indicating suitability for low-pass filter applications in signal processing. The ITO thin film synaptic transistors with paired pulse depressed behavior represent a promising potential for advancing neuromorphic computing systems, offering avenues for further research and development in synaptic bionics, emulating human learning and memory, and neural chips.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
用于神经形态应用的低压 ITO 凹陷突触晶体管
在此,通过磁控溅射法在室温下在透明衬底上制备了以 ITO 为 n 沟道活性层的薄膜晶体管 (TFT)。使用具有双电层效应(EDL)的壳聚糖作为栅极电介质可实现低功耗。离子迁移引起的弛豫现象得到了有效利用,从而使 ITO 突触晶体管能够模拟各种突触行为,包括兴奋性突触后电流(EPSC)和抑制性突触后电流(IPSC)、成对脉冲抑制(PPD)、长期抑制(LTD)以及从短期记忆(STM)到长期记忆(LTM)的转变,凸显了 ITO 薄膜晶体管在模拟复杂神经过程方面的潜力。此外,这些器件还显示出与频率相关的电容特性,表明其适用于信号处理中的低通滤波器应用。具有成对脉冲抑制行为的 ITO 薄膜突触晶体管代表了推进神经形态计算系统的巨大潜力,为突触仿生学、模拟人类学习和记忆以及神经芯片的进一步研究和开发提供了途径。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
IEEE Electron Device Letters
IEEE Electron Device Letters 工程技术-工程:电子与电气
CiteScore
8.20
自引率
10.20%
发文量
551
审稿时长
1.4 months
期刊介绍: IEEE Electron Device Letters publishes original and significant contributions relating to the theory, modeling, design, performance and reliability of electron and ion integrated circuit devices and interconnects, involving insulators, metals, organic materials, micro-plasmas, semiconductors, quantum-effect structures, vacuum devices, and emerging materials with applications in bioelectronics, biomedical electronics, computation, communications, displays, microelectromechanics, imaging, micro-actuators, nanoelectronics, optoelectronics, photovoltaics, power ICs and micro-sensors.
期刊最新文献
Table of Contents Front Cover IEEE Electron Device Letters Publication Information IEEE Electron Device Letters Information for Authors Special Issue on Intelligent Sensor Systems for the IEEE Journal of Electron Devices
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1