Achieving High Yield of Perpendicular SOT-MTJ Manufactured on 300 mm Wafers

IF 4.1 2区 工程技术 Q2 ENGINEERING, ELECTRICAL & ELECTRONIC IEEE Electron Device Letters Pub Date : 2024-09-04 DOI:10.1109/LED.2024.3454609
Wenlong Yang;Zhenghui Ji;Yang Gao;Kaiyuan Zhou;Qijun Guo;Dinggui Zeng;Shasha Wang;Ming Wang;Lijie Shen;Guilin Chen;Yihui Sun;Enlong Liu;Shikun He
{"title":"Achieving High Yield of Perpendicular SOT-MTJ Manufactured on 300 mm Wafers","authors":"Wenlong Yang;Zhenghui Ji;Yang Gao;Kaiyuan Zhou;Qijun Guo;Dinggui Zeng;Shasha Wang;Ming Wang;Lijie Shen;Guilin Chen;Yihui Sun;Enlong Liu;Shikun He","doi":"10.1109/LED.2024.3454609","DOIUrl":null,"url":null,"abstract":"The large-scale fabrication of three-terminal magnetic tunnel junctions (MTJs) with high yield is becoming increasingly crucial, especially with the growing interest in spin-orbit torque (SOT) magnetic random access memory (MRAM) as the next generation of MRAM technology. To achieve high yield and consistent device performance in MTJs with perpendicular magnetic anisotropy, an integration flow has been developed that incorporates special MTJ etching technique and other CMOS-compatible processes on a 300 mm wafer manufacturing platform. Systematic studies have been conducted on device performance and statistical uniformity, encompassing magnetic properties, electrical switching behavior, and reliability. Achievements include a switching current of \n<inline-formula> <tex-math>$680~\\mu $ </tex-math></inline-formula>\nA at 2 ns, a TMR as high as 119%, ultra-high endurance (over \n<inline-formula> <tex-math>$10^{{12}}$ </tex-math></inline-formula>\n cycles), and excellent uniformity in the fabricated SOT-MTJ devices, with a yield of up to 99.6%. The proposed integration process, featuring high yield, is anticipated to streamline the mass production of SOT-MRAM.","PeriodicalId":13198,"journal":{"name":"IEEE Electron Device Letters","volume":null,"pages":null},"PeriodicalIF":4.1000,"publicationDate":"2024-09-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Electron Device Letters","FirstCategoryId":"5","ListUrlMain":"https://ieeexplore.ieee.org/document/10666092/","RegionNum":2,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q2","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

Abstract

The large-scale fabrication of three-terminal magnetic tunnel junctions (MTJs) with high yield is becoming increasingly crucial, especially with the growing interest in spin-orbit torque (SOT) magnetic random access memory (MRAM) as the next generation of MRAM technology. To achieve high yield and consistent device performance in MTJs with perpendicular magnetic anisotropy, an integration flow has been developed that incorporates special MTJ etching technique and other CMOS-compatible processes on a 300 mm wafer manufacturing platform. Systematic studies have been conducted on device performance and statistical uniformity, encompassing magnetic properties, electrical switching behavior, and reliability. Achievements include a switching current of $680~\mu $ A at 2 ns, a TMR as high as 119%, ultra-high endurance (over $10^{{12}}$ cycles), and excellent uniformity in the fabricated SOT-MTJ devices, with a yield of up to 99.6%. The proposed integration process, featuring high yield, is anticipated to streamline the mass production of SOT-MRAM.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
实现在 300 毫米晶圆上制造垂直 SOT-MTJ 的高产量
大规模制造高产量的三端磁隧道结(MTJ)正变得越来越重要,特别是随着自旋轨道力矩(SOT)磁性随机存取存储器(MRAM)作为下一代 MRAM 技术受到越来越多的关注。为了在具有垂直磁各向异性的 MTJ 中实现高产量和稳定的器件性能,我们在 300 毫米晶圆制造平台上开发了一种集成流程,其中集成了特殊的 MTJ 刻蚀技术和其他 CMOS 兼容工艺。对器件性能和统计均匀性进行了系统研究,包括磁性能、电气开关行为和可靠性。所取得的成果包括:2 ns 时的开关电流为 680~\mu $ A、TMR 高达 119%、超高耐用性(超过 10^{{12}}$ 周期),以及所制造的 SOT-MTJ 器件具有出色的均匀性,良品率高达 99.6%。所提出的集成工艺具有高良率的特点,有望简化 SOT-MRAM 的大规模生产。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
IEEE Electron Device Letters
IEEE Electron Device Letters 工程技术-工程:电子与电气
CiteScore
8.20
自引率
10.20%
发文量
551
审稿时长
1.4 months
期刊介绍: IEEE Electron Device Letters publishes original and significant contributions relating to the theory, modeling, design, performance and reliability of electron and ion integrated circuit devices and interconnects, involving insulators, metals, organic materials, micro-plasmas, semiconductors, quantum-effect structures, vacuum devices, and emerging materials with applications in bioelectronics, biomedical electronics, computation, communications, displays, microelectromechanics, imaging, micro-actuators, nanoelectronics, optoelectronics, photovoltaics, power ICs and micro-sensors.
期刊最新文献
Table of Contents Front Cover IEEE Electron Device Letters Publication Information IEEE Electron Device Letters Information for Authors Special Issue on Intelligent Sensor Systems for the IEEE Journal of Electron Devices
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1