Performance Comparisons of GaN Vertical Transistors With Sidewalls Treated by TMAH and H₃PO₄ Solutions

IF 4.1 2区 工程技术 Q2 ENGINEERING, ELECTRICAL & ELECTRONIC IEEE Electron Device Letters Pub Date : 2024-08-22 DOI:10.1109/LED.2024.3448196
Yu-Chuan Chu;Chih-Kang Chang;Zhi-Xiang Zhang;Anuj Chauhan;Yi-Ta Chung;Tien-Yu Wang;Miin-Jang Chen;Wei-Chi Lai;Jian-Jang Huang
{"title":"Performance Comparisons of GaN Vertical Transistors With Sidewalls Treated by TMAH and H₃PO₄ Solutions","authors":"Yu-Chuan Chu;Chih-Kang Chang;Zhi-Xiang Zhang;Anuj Chauhan;Yi-Ta Chung;Tien-Yu Wang;Miin-Jang Chen;Wei-Chi Lai;Jian-Jang Huang","doi":"10.1109/LED.2024.3448196","DOIUrl":null,"url":null,"abstract":"Despite successfully demonstrating GaN trench gate vertical transistors for power electronics, the devices possess inconsistent electrical properties that depend strongly on the process conditions. This work compares the vertical transistors’ threshold voltages and current densities with sidewalls treated by either H\n<sub>3</sub>\nPO\n<sub>4</sub>\n or TMAH (tetramethylammonium hydroxide). With the H\n<sub>3</sub>\nPO\n<sub>4</sub>\n sidewall post-etching treatment, the device’s threshold voltage can be restored to a higher value of 7.2 V by removing donor-type defects incurred during sidewall dry etching in the p-GaN region. In comparison, the threshold voltage of the TMAH-treated device is 0.1 V. Surface treatment also affects the current density because it changes the effective gate length and sidewall orientation. A flatter sidewall profile after H\n<sub>3</sub>\nPO\n<sub>4</sub>\n treatment results in a larger effective gate length and smaller carrier mobility when transporting in the semipolar GaN crystalline plane. The current density of the H\n<sub>3</sub>\nPO\n<sub>4</sub>\n-treated device is smaller than that treated by TMAH.","PeriodicalId":13198,"journal":{"name":"IEEE Electron Device Letters","volume":"45 10","pages":"1744-1747"},"PeriodicalIF":4.1000,"publicationDate":"2024-08-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Electron Device Letters","FirstCategoryId":"5","ListUrlMain":"https://ieeexplore.ieee.org/document/10643781/","RegionNum":2,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q2","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

Abstract

Despite successfully demonstrating GaN trench gate vertical transistors for power electronics, the devices possess inconsistent electrical properties that depend strongly on the process conditions. This work compares the vertical transistors’ threshold voltages and current densities with sidewalls treated by either H 3 PO 4 or TMAH (tetramethylammonium hydroxide). With the H 3 PO 4 sidewall post-etching treatment, the device’s threshold voltage can be restored to a higher value of 7.2 V by removing donor-type defects incurred during sidewall dry etching in the p-GaN region. In comparison, the threshold voltage of the TMAH-treated device is 0.1 V. Surface treatment also affects the current density because it changes the effective gate length and sidewall orientation. A flatter sidewall profile after H 3 PO 4 treatment results in a larger effective gate length and smaller carrier mobility when transporting in the semipolar GaN crystalline plane. The current density of the H 3 PO 4 -treated device is smaller than that treated by TMAH.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
侧壁经 TMAH 和 H3PO4 溶液处理的氮化镓垂直晶体管的性能比较
尽管成功展示了用于功率电子器件的氮化镓沟槽栅垂直晶体管,但这些器件的电气特性并不一致,在很大程度上取决于工艺条件。这项研究比较了经 H3PO4 或 TMAH(四甲基氢氧化铵)处理的侧壁垂直晶体管的阈值电压和电流密度。通过 H3PO4 侧壁蚀刻后处理,器件的阈值电压可以恢复到 7.2 V 的较高值,因为它消除了 p-GaN 区域侧壁干蚀刻过程中产生的供体型缺陷。相比之下,经过 TMAH 处理的器件的阈值电压为 0.1 V。表面处理也会影响电流密度,因为它会改变有效栅极长度和侧壁方向。H3PO4 处理后的侧壁轮廓更平坦,因此有效栅极长度更大,载流子在半极性 GaN 晶面中传输时的迁移率更小。经 H3PO4 处理的器件的电流密度小于经 TMAH 处理的器件。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
IEEE Electron Device Letters
IEEE Electron Device Letters 工程技术-工程:电子与电气
CiteScore
8.20
自引率
10.20%
发文量
551
审稿时长
1.4 months
期刊介绍: IEEE Electron Device Letters publishes original and significant contributions relating to the theory, modeling, design, performance and reliability of electron and ion integrated circuit devices and interconnects, involving insulators, metals, organic materials, micro-plasmas, semiconductors, quantum-effect structures, vacuum devices, and emerging materials with applications in bioelectronics, biomedical electronics, computation, communications, displays, microelectromechanics, imaging, micro-actuators, nanoelectronics, optoelectronics, photovoltaics, power ICs and micro-sensors.
期刊最新文献
Table of Contents Front Cover IEEE Electron Device Letters Publication Information IEEE Electron Device Letters Information for Authors Special Issue on Intelligent Sensor Systems for the IEEE Journal of Electron Devices
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1