0.6-V, μW-Power Four-Stage OTA With Minimal Components, and 100× Load Range

IF 2.2 Q3 COMPUTER SCIENCE, HARDWARE & ARCHITECTURE IEEE Solid-State Circuits Letters Pub Date : 2024-10-08 DOI:10.1109/LSSC.2024.3476194
Marco Privitera;Alfio Dario Grasso;Andrea Ballo;Massimo Alioto
{"title":"0.6-V, μW-Power Four-Stage OTA With Minimal Components, and 100× Load Range","authors":"Marco Privitera;Alfio Dario Grasso;Andrea Ballo;Massimo Alioto","doi":"10.1109/LSSC.2024.3476194","DOIUrl":null,"url":null,"abstract":"A four-stage operational transconductance amplifier (OTA) for ultralow-power applications is introduced in this letter. The proposed circuit inclusive of frequency compensation requires minimal transistor count and passives, overcoming the traditionally difficult compensation of four-stage OTAs and bringing it back to the simplicity of three-stage OTAs. At the same time, the proposed circuit achieves high power efficiency, as evidenced by the >\n<inline-formula> <tex-math>$3.7\\times $ </tex-math></inline-formula>\n (>\n<inline-formula> <tex-math>$11.3\\times $ </tex-math></inline-formula>\n) improvement in the large-signal (small-signal) power efficiency figure of merit \n<inline-formula> <tex-math>${\\mathrm { FOM}}_{L}~({\\mathrm { FOM}}_{S})$ </tex-math></inline-formula>\n, compared to prior four-stage OTAs (sub-1 V multistage OTAs). Thanks to the lower sensitivity of the phase margin to the load capacitance, the proposed OTA remains stable under a wide range of loads (double-sided as in any three- and four-stage OTA), achieving a max/min ratio of the load capacitance of >\n<inline-formula> <tex-math>$100\\times $ </tex-math></inline-formula>\n.","PeriodicalId":13032,"journal":{"name":"IEEE Solid-State Circuits Letters","volume":null,"pages":null},"PeriodicalIF":2.2000,"publicationDate":"2024-10-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Solid-State Circuits Letters","FirstCategoryId":"1085","ListUrlMain":"https://ieeexplore.ieee.org/document/10707245/","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"COMPUTER SCIENCE, HARDWARE & ARCHITECTURE","Score":null,"Total":0}
引用次数: 0

Abstract

A four-stage operational transconductance amplifier (OTA) for ultralow-power applications is introduced in this letter. The proposed circuit inclusive of frequency compensation requires minimal transistor count and passives, overcoming the traditionally difficult compensation of four-stage OTAs and bringing it back to the simplicity of three-stage OTAs. At the same time, the proposed circuit achieves high power efficiency, as evidenced by the > $3.7\times $ (> $11.3\times $ ) improvement in the large-signal (small-signal) power efficiency figure of merit ${\mathrm { FOM}}_{L}~({\mathrm { FOM}}_{S})$ , compared to prior four-stage OTAs (sub-1 V multistage OTAs). Thanks to the lower sensitivity of the phase margin to the load capacitance, the proposed OTA remains stable under a wide range of loads (double-sided as in any three- and four-stage OTA), achieving a max/min ratio of the load capacitance of > $100\times $ .
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
0.6 V、μW 功率四级 OTA,元件最少,负载范围达 100 倍
本信介绍了一种用于超低功耗应用的四级运算跨导放大器(OTA)。所提出的电路包括频率补偿,只需最少的晶体管数量和无源器件,克服了四级 OTA 传统上难以补偿的问题,使其回归到三级 OTA 的简单性。同时,与之前的四级 OTA(1 V 以下的多级 OTA)相比,所提出的电路实现了较高的功率效率,其大信号(小信号)功率效率优值 ${\mathrm { FOM}}_{L}~({\mathrm { FOM}}_{S})$ 提高了 > 3.7 (> $11.3)倍。由于相位裕度对负载电容的敏感性较低,因此所提出的 OTA 在各种负载(与任何三级和四级 OTA 一样为双面负载)下都能保持稳定,负载电容的最大/最小比> $100\times $。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
IEEE Solid-State Circuits Letters
IEEE Solid-State Circuits Letters Engineering-Electrical and Electronic Engineering
CiteScore
4.30
自引率
3.70%
发文量
52
期刊最新文献
0.6-V, μW-Power Four-Stage OTA With Minimal Components, and 100× Load Range Broadband GaN MMIC Doherty Power Amplifier Using Compact Short-Circuited Coupler A 12 V Compliant Multichannel Dual Mode Neural Stimulator With 0.004% Charge Mismatch and a 4×VDD Tolerant On-Chip Discharge Switch in Low-Voltage CMOS A 14 nm MRAM-Based Multi-bit Analog In-Memory Computing With Process-Variation Calibration for 72 Macros-Based Accelerator S2D-CIM: SRAM-Based Systolic Digital Compute-in-Memory Framework With Domino Data Path Supporting Flexible Vector Operation and 2-D Weight Update
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1