Investigation of Electrical Characteristics on SiC MOSFET and JBS-Integrated MOSFET at Cryogenic Temperatures

IF 2.9 2区 工程技术 Q2 ENGINEERING, ELECTRICAL & ELECTRONIC IEEE Transactions on Electron Devices Pub Date : 2024-10-08 DOI:10.1109/TED.2024.3467211
Zhaoyuan Gu;Mingchao Yang;Yi Yang;Weihua Liu;Chuanyu Han;Xin Li;Li Geng;Yue Hao
{"title":"Investigation of Electrical Characteristics on SiC MOSFET and JBS-Integrated MOSFET at Cryogenic Temperatures","authors":"Zhaoyuan Gu;Mingchao Yang;Yi Yang;Weihua Liu;Chuanyu Han;Xin Li;Li Geng;Yue Hao","doi":"10.1109/TED.2024.3467211","DOIUrl":null,"url":null,"abstract":"In this article, a 1.2-kV conventional MOSFET and a MOSFET integrated with a junction barrier Schottky diode (JBSFET) were fabricated with a consistent process flow. The electrical characteristics of MOSFET and JBSFET, including static performance, structural capacitance, and switching performance have been systematically analyzed in the temperature range of 80–300 K. Experimental results show that the third quadrant voltage drop of JBSFET is smaller than MOSFET and hardly changes with decreasing temperature. The gate-drain capacitance of MOSFET and JBSFET increases by more than 50% at 80 K, due to the cryogenic incomplete ionization of the P-Base. The switching performance of the two devices is affected by the temperature dependence of threshold voltage, structural capacitance, and interface state charges, manifesting in a reduction in turn-on speed and voltage tailing at cryogenic temperatures. According to the results, JBSFET has better potential for low-temperature applications due to its stable third-quadrant characteristics. The cryogenic incomplete ionization of the P-Base region has a significant impact on the output characteristics, structural capacitance, and switching performance.","PeriodicalId":13092,"journal":{"name":"IEEE Transactions on Electron Devices","volume":null,"pages":null},"PeriodicalIF":2.9000,"publicationDate":"2024-10-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Transactions on Electron Devices","FirstCategoryId":"5","ListUrlMain":"https://ieeexplore.ieee.org/document/10709344/","RegionNum":2,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q2","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

Abstract

In this article, a 1.2-kV conventional MOSFET and a MOSFET integrated with a junction barrier Schottky diode (JBSFET) were fabricated with a consistent process flow. The electrical characteristics of MOSFET and JBSFET, including static performance, structural capacitance, and switching performance have been systematically analyzed in the temperature range of 80–300 K. Experimental results show that the third quadrant voltage drop of JBSFET is smaller than MOSFET and hardly changes with decreasing temperature. The gate-drain capacitance of MOSFET and JBSFET increases by more than 50% at 80 K, due to the cryogenic incomplete ionization of the P-Base. The switching performance of the two devices is affected by the temperature dependence of threshold voltage, structural capacitance, and interface state charges, manifesting in a reduction in turn-on speed and voltage tailing at cryogenic temperatures. According to the results, JBSFET has better potential for low-temperature applications due to its stable third-quadrant characteristics. The cryogenic incomplete ionization of the P-Base region has a significant impact on the output characteristics, structural capacitance, and switching performance.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
低温条件下 SiC MOSFET 和 JBS 集成 MOSFET 的电气特性研究
本文采用一致的工艺流程制造了 1.2 kV 传统 MOSFET 和集成了结势垒肖特基二极管 (JBSFET) 的 MOSFET。实验结果表明,JBSFET 的第三象限压降小于 MOSFET,且几乎不随温度的降低而变化。MOSFET 和 JBSFET 的栅漏电容在 80 K 时增加了 50%以上,这是由于 P 基底的低温不完全电离造成的。这两种器件的开关性能受阈值电压、结构电容和界面态电荷的温度依赖性影响,表现为在低温条件下导通速度降低和电压拖尾。根据研究结果,JBSFET 因其稳定的第三象限特性,在低温应用中具有更好的潜力。P 基底区的低温不完全电离对输出特性、结构电容和开关性能有重大影响。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
IEEE Transactions on Electron Devices
IEEE Transactions on Electron Devices 工程技术-工程:电子与电气
CiteScore
5.80
自引率
16.10%
发文量
937
审稿时长
3.8 months
期刊介绍: IEEE Transactions on Electron Devices publishes original and significant contributions relating to the theory, modeling, design, performance and reliability of electron and ion integrated circuit devices and interconnects, involving insulators, metals, organic materials, micro-plasmas, semiconductors, quantum-effect structures, vacuum devices, and emerging materials with applications in bioelectronics, biomedical electronics, computation, communications, displays, microelectromechanics, imaging, micro-actuators, nanoelectronics, optoelectronics, photovoltaics, power ICs and micro-sensors. Tutorial and review papers on these subjects are also published and occasional special issues appear to present a collection of papers which treat particular areas in more depth and breadth.
期刊最新文献
Table of Contents Special Issue on Intelligent Sensor Systems for the IEEE Journal of Electron Devices Corrections to “Electron Emission Regimes of Planar Nano Vacuum Emitters” IEEE Open Access Publishing IEEE ELECTRON DEVICES SOCIETY
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1