Simplified Designs of Ge1-ySny/Si(100) Diodes for Facile Integration With Si Technologies: Synthesis, Electrical Performance and Modeling Studies

IF 4.3 2区 工程技术 Q1 ENGINEERING, ELECTRICAL & ELECTRONIC IEEE Journal of Selected Topics in Quantum Electronics Pub Date : 2024-11-08 DOI:10.1109/JSTQE.2024.3494541
Dhruve A. Ringwala;Matthew A. Mircovich;Manuel A. Roldan;John Kouvetakis;José Menéndez
{"title":"Simplified Designs of Ge1-ySny/Si(100) Diodes for Facile Integration With Si Technologies: Synthesis, Electrical Performance and Modeling Studies","authors":"Dhruve A. Ringwala;Matthew A. Mircovich;Manuel A. Roldan;John Kouvetakis;José Menéndez","doi":"10.1109/JSTQE.2024.3494541","DOIUrl":null,"url":null,"abstract":"This paper describes the properties of \n<italic>pin</i>\n Ge\n<sub>1-</sub>\n<italic><sub>y</sub></i>\nSn\n<italic><sub>y</sub></i>\n diodes (\n<italic>y</i>\n = 4.4-10% Sn) grown directly on Si(100) wafers as a way to investigate the impact of eliminating the Ge buffer layers used conventionally for the integration of GeSn devices on Si. The technology offers a simplified and potentially lower-cost alternative for SWIR-LWIR applications. Two device designs are discussed. The first design adopts a layer sequence \n<italic>n</i>\n-Ge\n<sub>1-</sub>\n<italic><sub>y</sub></i>\nSn\n<italic><sub>y</sub></i>\n/\n<italic>i</i>\n-Ge\n<sub>1-</sub>\n<italic><sub>y</sub></i>\nSn\n<italic><sub>y</sub></i>\n/\n<italic>p</i>\n-Ge\n<sub>1-</sub>\n<italic><sub>y</sub></i>\nSn\n<italic><sub>y</sub></i>\n/Si, featuring a single defected bottom interface between the \n<italic>p</i>\n layer and the Si wafer. This was followed by an even simpler \n<italic>n</i>\n-Ge\n<sub>1-</sub>\n<italic><sub>y</sub></i>\nSn\n<italic><sub>y</sub></i>\n/\n<italic>i</i>\n-Ge\n<sub>1-</sub>\n<italic><sub>y</sub></i>\nSn\n<italic><sub>y</sub></i>\n /\n<italic>p</i>\n-Si heterostructure design. In both cases, the top \n<italic>i</i>\n/\n<italic>n</i>\n interface is pseudomorphic and potentially defect-free. The Ge\n<sub>1-y</sub>\nSn\n<sub>y</sub>\n layers are produced by CVD reactions of Ge\n<sub>3</sub>\nH\n<sub>8</sub>\n and SnH\n<sub>4</sub>\n at temperatures ranging from 290 °C to 300 °C. The \n<italic>n</i>\n-type electrodes in the samples were doped with As using As(SiH\n<sub>3</sub>\n)\n<sub>3</sub>\n, and the \n<italic>p</i>\n-type GeSn layers were doped using diborane as the source of B-atoms. All samples were characterized by XRD, RBS, IR-ellipsometry, AFM and TEM. The layers were found to be monocrystalline single-phase alloys exhibiting mostly relaxed strain states and top surfaces devoid of the cross-hatch surface patterns that are typical of Ge\n<sub>1-</sub>\n<italic><sub>y</sub></i>\nSn\n<italic><sub>y</sub></i>\n films grown on Ge buffers. Current-voltage \n<italic>I-V</i>\n curves of fabricated devices over the 4.4-10% Sn range of interest showed that rectifying behavior is readily attained. It appears that the effect of eliminating the Ge-buffer is an increase of only one order magnitude in the density of defects responsible for the dark current, together with an increase in residual doping in the nominally intrinsic layer. The results suggest that these deleterious effects may be further reduced with improved sample designs, particularly at high Sn-concentrations, opening up new alternatives for the effective integration of GeSn- and Si technologies.","PeriodicalId":13094,"journal":{"name":"IEEE Journal of Selected Topics in Quantum Electronics","volume":"31 1: SiGeSn Infrared Photon. and Quantum Electronics","pages":"1-10"},"PeriodicalIF":4.3000,"publicationDate":"2024-11-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Journal of Selected Topics in Quantum Electronics","FirstCategoryId":"5","ListUrlMain":"https://ieeexplore.ieee.org/document/10747390/","RegionNum":2,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q1","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

Abstract

This paper describes the properties of pin Ge 1- y Sn y diodes ( y = 4.4-10% Sn) grown directly on Si(100) wafers as a way to investigate the impact of eliminating the Ge buffer layers used conventionally for the integration of GeSn devices on Si. The technology offers a simplified and potentially lower-cost alternative for SWIR-LWIR applications. Two device designs are discussed. The first design adopts a layer sequence n -Ge 1- y Sn y / i -Ge 1- y Sn y / p -Ge 1- y Sn y /Si, featuring a single defected bottom interface between the p layer and the Si wafer. This was followed by an even simpler n -Ge 1- y Sn y / i -Ge 1- y Sn y / p -Si heterostructure design. In both cases, the top i / n interface is pseudomorphic and potentially defect-free. The Ge 1-y Sn y layers are produced by CVD reactions of Ge 3 H 8 and SnH 4 at temperatures ranging from 290 °C to 300 °C. The n -type electrodes in the samples were doped with As using As(SiH 3 ) 3 , and the p -type GeSn layers were doped using diborane as the source of B-atoms. All samples were characterized by XRD, RBS, IR-ellipsometry, AFM and TEM. The layers were found to be monocrystalline single-phase alloys exhibiting mostly relaxed strain states and top surfaces devoid of the cross-hatch surface patterns that are typical of Ge 1- y Sn y films grown on Ge buffers. Current-voltage I-V curves of fabricated devices over the 4.4-10% Sn range of interest showed that rectifying behavior is readily attained. It appears that the effect of eliminating the Ge-buffer is an increase of only one order magnitude in the density of defects responsible for the dark current, together with an increase in residual doping in the nominally intrinsic layer. The results suggest that these deleterious effects may be further reduced with improved sample designs, particularly at high Sn-concentrations, opening up new alternatives for the effective integration of GeSn- and Si technologies.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
便于与硅技术集成的 Ge1-ySny/Si(100) 二极管简化设计:合成、电气性能和建模研究
本文介绍了直接在 Si(100) 晶圆上生长的管脚 Ge1-ySny 二极管(y = 4.4-10% Sn)的特性,以此研究在 Si 上集成 GeSn 器件时取消常规使用的 Ge 缓冲层的影响。该技术为 SWIR-LWIR 应用提供了一种简化的、潜在的低成本替代方案。本文讨论了两种器件设计。第一种设计采用 n-Ge1-ySny/i-Ge1-ySny/p-Ge1-ySny/Si 层序,其特点是 p 层和硅晶片之间只有一个底部缺陷界面。随后是一种更简单的 n-Ge1-ySny/i-Ge1-ySny /p-Si 异质结构设计。在这两种情况下,顶部的 i/n 界面都是拟态的,可能没有缺陷。Ge1-ySny 层是由 Ge3H8 和 SnH4 在 290 °C 至 300 °C 的温度下通过 CVD 反应生成的。样品中的 n 型电极使用 As(SiH3)3 掺杂 As,p 型 GeSn 层使用二硼烷作为 B 原子源进行掺杂。所有样品都通过 XRD、RBS、红外椭偏仪、原子力显微镜和 TEM 进行了表征。研究发现,这些层是单晶单相合金,主要呈现松弛应变状态,顶面没有在 Ge 缓冲层上生长的 Ge1-ySny 薄膜所特有的交叉划痕表面图案。所制造器件在 4.4-10% Sn 范围内的电流-电压 I-V 曲线显示,很容易实现整流行为。消除 Ge 缓冲层的效果似乎只是使产生暗电流的缺陷密度增加一个数量级,同时增加了名义上的本征层中的残余掺杂。研究结果表明,通过改进样品设计,特别是在锡浓度较高的情况下,可以进一步减少这些有害影响,为有效集成 GeSn- 和 Si 技术开辟了新的途径。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
IEEE Journal of Selected Topics in Quantum Electronics
IEEE Journal of Selected Topics in Quantum Electronics 工程技术-工程:电子与电气
CiteScore
10.60
自引率
2.00%
发文量
212
审稿时长
3 months
期刊介绍: Papers published in the IEEE Journal of Selected Topics in Quantum Electronics fall within the broad field of science and technology of quantum electronics of a device, subsystem, or system-oriented nature. Each issue is devoted to a specific topic within this broad spectrum. Announcements of the topical areas planned for future issues, along with deadlines for receipt of manuscripts, are published in this Journal and in the IEEE Journal of Quantum Electronics. Generally, the scope of manuscripts appropriate to this Journal is the same as that for the IEEE Journal of Quantum Electronics. Manuscripts are published that report original theoretical and/or experimental research results that advance the scientific and technological base of quantum electronics devices, systems, or applications. The Journal is dedicated toward publishing research results that advance the state of the art or add to the understanding of the generation, amplification, modulation, detection, waveguiding, or propagation characteristics of coherent electromagnetic radiation having sub-millimeter and shorter wavelengths. In order to be suitable for publication in this Journal, the content of manuscripts concerned with subject-related research must have a potential impact on advancing the technological base of quantum electronic devices, systems, and/or applications. Potential authors of subject-related research have the responsibility of pointing out this potential impact. System-oriented manuscripts must be concerned with systems that perform a function previously unavailable or that outperform previously established systems that did not use quantum electronic components or concepts. Tutorial and review papers are by invitation only.
期刊最新文献
Editorial: Advances and Applications of Hollow-Core Fibers Ambipolar Transport in Polycrystalline GeSn Transistors for Complementary Metal-Oxide-Semiconductor Applications Design of the Waveguide Integrated GeSn PDs on a SiN Platform in $2\,\mathrm{\mu m}$ Wavelength Band Lasing of Quantum-Dot Micropillar Lasers Under Elevated Temperatures Simplified Designs of Ge1-ySny/Si(100) Diodes for Facile Integration With Si Technologies: Synthesis, Electrical Performance and Modeling Studies
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1