An Adaptive Subharmonic Pulse Injection Crystal Oscillator Achieving —40 ∘C to 125 ∘C Operation

IF 2 Q3 COMPUTER SCIENCE, HARDWARE & ARCHITECTURE IEEE Solid-State Circuits Letters Pub Date : 2024-11-21 DOI:10.1109/LSSC.2024.3503615
Yingjie Zhu;Yiqing Lan;Humiao Li;Haoran Lyu;Zhen Kong;Jian Zhao;Yida Li;Guoxing Wang;Jiamin Li;Longyang Lin
{"title":"An Adaptive Subharmonic Pulse Injection Crystal Oscillator Achieving —40 ∘C to 125 ∘C Operation","authors":"Yingjie Zhu;Yiqing Lan;Humiao Li;Haoran Lyu;Zhen Kong;Jian Zhao;Yida Li;Guoxing Wang;Jiamin Li;Longyang Lin","doi":"10.1109/LSSC.2024.3503615","DOIUrl":null,"url":null,"abstract":"Subharmonic pulse injection crystal oscillators enable sub-nW operation with less frequent energy injection at oscillation peaks and valleys. However, this poses stringent requirements on the injection accuracy, which affects operation power, jitter, and reliability. To ensure accurate valley and peak injection across a wide temperature at minimum overhead, this work proposes the zero-voltage detection (ZVD)-based closed-loop timing adaptation, unbalanced differential injection and oscillation DC stabilizing techniques for a single-supply 16th subharmonic pulse-injection-based crystal oscillator (XO). Fabricated in 22-nm FDSOI, the IC enables operation across the widest reported temperature range from \n<inline-formula> <tex-math>$-40~^{\\circ }$ </tex-math></inline-formula>\nC to \n<inline-formula> <tex-math>$125~^{\\circ }$ </tex-math></inline-formula>\nC, and achieves a 11 ppb Allan deviation floor while consuming 0.72 nW and 0.006 mm2.","PeriodicalId":13032,"journal":{"name":"IEEE Solid-State Circuits Letters","volume":"7 ","pages":"351-354"},"PeriodicalIF":2.0000,"publicationDate":"2024-11-21","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Solid-State Circuits Letters","FirstCategoryId":"1085","ListUrlMain":"https://ieeexplore.ieee.org/document/10759691/","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"COMPUTER SCIENCE, HARDWARE & ARCHITECTURE","Score":null,"Total":0}
引用次数: 0

Abstract

Subharmonic pulse injection crystal oscillators enable sub-nW operation with less frequent energy injection at oscillation peaks and valleys. However, this poses stringent requirements on the injection accuracy, which affects operation power, jitter, and reliability. To ensure accurate valley and peak injection across a wide temperature at minimum overhead, this work proposes the zero-voltage detection (ZVD)-based closed-loop timing adaptation, unbalanced differential injection and oscillation DC stabilizing techniques for a single-supply 16th subharmonic pulse-injection-based crystal oscillator (XO). Fabricated in 22-nm FDSOI, the IC enables operation across the widest reported temperature range from $-40~^{\circ }$ C to $125~^{\circ }$ C, and achieves a 11 ppb Allan deviation floor while consuming 0.72 nW and 0.006 mm2.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
一种自适应亚谐波脉冲注入晶体振荡器,可在-40°C到125°C下工作
亚谐波脉冲注入晶体振荡器在振荡峰值和振荡谷的能量注入频率较低,可实现亚西北向工作。然而,这对喷射精度提出了严格的要求,影响了操作功率、抖动和可靠性。为了确保在最小开销下在宽温度下精确的谷峰注入,本工作提出了基于零电压检测(ZVD)的闭环时序自适应、不平衡差分注入和振荡直流稳定技术,用于单电源16次谐波脉冲注入晶体振荡器(XO)。该IC采用22nm FDSOI制造,可在-40~^{\circ}$ C至125~^{\circ}$ C的最宽温度范围内工作,并在消耗0.72 nW和0.006 mm2的情况下实现11 ppb Allan偏差下限。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
IEEE Solid-State Circuits Letters
IEEE Solid-State Circuits Letters Engineering-Electrical and Electronic Engineering
CiteScore
4.30
自引率
3.70%
发文量
52
期刊最新文献
A Broadband and Compact GaN Millimeter-Wave MMIC SPDT Switch Using Modified π-Networks 220 GHz, 8.5-dBm Saturated Output Power Wideband Power Amplifier in SiGe BiCMOS Actiniaria: Distributed Dynamic-IR-Drop-Aware Timing Monitor for AVFS With Lightweight Tentacles A 28-nm FeFET Compute-in-Memory Macro With 64×64 Array Size and On-Chip 4-Bit Flash ADC A 500 MS/s Robust 2b/cycle Pipelined-SAR ADC Achieving 64.6-dB SNDR and 82.6-dB SFDR With Linearity Enhancement Techniques
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1