(Ultra-)Wide-Bandgap Heterogeneous Superjunction: Design, Performance Limit, and Experimental Demonstration

IF 2.9 2区 工程技术 Q2 ENGINEERING, ELECTRICAL & ELECTRONIC IEEE Transactions on Electron Devices Pub Date : 2024-11-18 DOI:10.1109/TED.2024.3493058
Yuan Qin;Yunwei Ma;Ming Xiao;Matthew Porter;Florin Udrea;Han Wang;Yuhao Zhang
{"title":"(Ultra-)Wide-Bandgap Heterogeneous Superjunction: Design, Performance Limit, and Experimental Demonstration","authors":"Yuan Qin;Yunwei Ma;Ming Xiao;Matthew Porter;Florin Udrea;Han Wang;Yuhao Zhang","doi":"10.1109/TED.2024.3493058","DOIUrl":null,"url":null,"abstract":"Superjunction (SJ) breaks the performance limit of conventional power devices via multidimensional electrostatic engineering. Following a commercial success in Si, it has been recently demonstrated in wide bandgap (WBG) and ultra-WBG (UWBG) semiconductors, including SiC, GaN, and Ga2O3. Different from the legacy SJ design based on native p-n junctions, the vertical SJ devices reported in GaN and Ga2O3 were built on heterogenous junctions that comprise a foreign p-type material. This hetero-SJ is particularly promising for UWBG materials, in which bipolar doping is difficult. Here, we comprehensively discuss the performance limit, design, and characteristics of the emerging hetero-SJ devices. After a generic performance limit analysis, we use the UWBG Ga2O3/NiO SJ diode as an example to showcase the design guideline, fabrication, and performance of hetero-SJ devices. The emphasis is placed on a self-align process to deposit p-NiO around n-Ga2O3 pillars and the impact of the p-NiO thickness inhomogeneity on the device breakdown voltage (BV). Such process and device physics are uniquely relevant to hetero-SJ devices. The fabricated SJ diode achieves a BV over 2 kV and a specific on-resistance of 0.7 m\n<inline-formula> <tex-math>$\\Omega \\cdot \\text {cm}^{{2}}$ </tex-math></inline-formula>\n, the tradeoff of which is among the best in kilovolt Schottky barrier diodes (SBDs). These results provide key references for the future development of hetero-SJ devices in diverse material systems.","PeriodicalId":13092,"journal":{"name":"IEEE Transactions on Electron Devices","volume":"72 1","pages":"119-127"},"PeriodicalIF":2.9000,"publicationDate":"2024-11-18","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Transactions on Electron Devices","FirstCategoryId":"5","ListUrlMain":"https://ieeexplore.ieee.org/document/10755110/","RegionNum":2,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q2","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

Abstract

Superjunction (SJ) breaks the performance limit of conventional power devices via multidimensional electrostatic engineering. Following a commercial success in Si, it has been recently demonstrated in wide bandgap (WBG) and ultra-WBG (UWBG) semiconductors, including SiC, GaN, and Ga2O3. Different from the legacy SJ design based on native p-n junctions, the vertical SJ devices reported in GaN and Ga2O3 were built on heterogenous junctions that comprise a foreign p-type material. This hetero-SJ is particularly promising for UWBG materials, in which bipolar doping is difficult. Here, we comprehensively discuss the performance limit, design, and characteristics of the emerging hetero-SJ devices. After a generic performance limit analysis, we use the UWBG Ga2O3/NiO SJ diode as an example to showcase the design guideline, fabrication, and performance of hetero-SJ devices. The emphasis is placed on a self-align process to deposit p-NiO around n-Ga2O3 pillars and the impact of the p-NiO thickness inhomogeneity on the device breakdown voltage (BV). Such process and device physics are uniquely relevant to hetero-SJ devices. The fabricated SJ diode achieves a BV over 2 kV and a specific on-resistance of 0.7 m $\Omega \cdot \text {cm}^{{2}}$ , the tradeoff of which is among the best in kilovolt Schottky barrier diodes (SBDs). These results provide key references for the future development of hetero-SJ devices in diverse material systems.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
(超)宽带隙异质超结:设计、性能极限和实验演示
超结(Superjunction, SJ)通过多维静电工程突破了传统功率器件的性能极限。在Si领域取得商业成功后,该技术最近又被用于宽带隙(WBG)和超宽带隙(UWBG)半导体领域,包括SiC、GaN和Ga2O3。与传统的基于原生p-n结的SJ设计不同,在GaN和Ga2O3中报道的垂直SJ器件建立在由外来p型材料组成的异质结上。这种异质sj特别有希望用于双极掺杂困难的UWBG材料。在这里,我们全面讨论了新兴的异质sj器件的性能限制、设计和特点。在一般的性能极限分析之后,我们以UWBG Ga2O3/NiO SJ二极管为例,展示了异质SJ器件的设计指南、制造和性能。重点研究了在n-Ga2O3柱周围沉积p-NiO的自对准工艺,以及p-NiO厚度不均匀性对器件击穿电压(BV)的影响。这样的过程和器件物理与异质sj器件是唯一相关的。所制备的SJ二极管的BV超过2kv,比导通电阻为0.7 m $\Omega \cdot \text {cm}^{{2}}$,其折衷性在千伏肖特基势垒二极管(sdd)中名列前茅。这些结果为今后在不同材料体系中发展异质sj器件提供了重要参考。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
IEEE Transactions on Electron Devices
IEEE Transactions on Electron Devices 工程技术-工程:电子与电气
CiteScore
5.80
自引率
16.10%
发文量
937
审稿时长
3.8 months
期刊介绍: IEEE Transactions on Electron Devices publishes original and significant contributions relating to the theory, modeling, design, performance and reliability of electron and ion integrated circuit devices and interconnects, involving insulators, metals, organic materials, micro-plasmas, semiconductors, quantum-effect structures, vacuum devices, and emerging materials with applications in bioelectronics, biomedical electronics, computation, communications, displays, microelectromechanics, imaging, micro-actuators, nanoelectronics, optoelectronics, photovoltaics, power ICs and micro-sensors. Tutorial and review papers on these subjects are also published and occasional special issues appear to present a collection of papers which treat particular areas in more depth and breadth.
期刊最新文献
Table of Contents IEEE ELECTRON DEVICES SOCIETY IEEE Transactions on Electron Devices Information for Authors Advanced Bragg Resonator Integration for Enhanced Bandwidth and Stability in G-Band TWT With Staggered Double Vane Structure In-Circuit Inductance Measurement to Correct the Single-Pulse Avalanche Energy (Eas) of Transistor Under the Unclamped Inductive-Switching (UIS) Test
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1