Design of a high-gain N-path filter with harmonic rejection

IF 1.4 4区 工程技术 Q4 COMPUTER SCIENCE, HARDWARE & ARCHITECTURE Analog Integrated Circuits and Signal Processing Pub Date : 2025-03-21 DOI:10.1007/s10470-025-02374-4
Shuxiang Song, Changping Liu, Pinqun Jiang, Mingcan Cen
{"title":"Design of a high-gain N-path filter with harmonic rejection","authors":"Shuxiang Song,&nbsp;Changping Liu,&nbsp;Pinqun Jiang,&nbsp;Mingcan Cen","doi":"10.1007/s10470-025-02374-4","DOIUrl":null,"url":null,"abstract":"<div><p>This paper presents an enhanced N-path filter architecture addressing the fundamental limitations of conventional designs in wireless communication systems. The proposed solution tackles two critical challenges: insufficient harmonic rejection and signal loss. By integrating a high-gain low-noise amplifier (LNA) at the input stage and implementing a novel transconductance amplifier-based weighted sinusoidal signal fitting technique, the filter achieves superior performance metrics. Implemented in SMIC 180 nm CMOS technology, the design demonstrates frequency tunability from 800 MHz to 1.2 GHz. Simulation results show third and fifth harmonic rejection ratios of 61 dB and 67 dB, respectively. The filter exhibits a gain of 21 dB with a noise figure of 8–9 dB and an IIP3 of <span>\\(-\\)</span>6.2 dBm. These results represent a significant advancement over traditional N-path filter implementations, offering promising prospects for practical wireless applications.</p></div>","PeriodicalId":7827,"journal":{"name":"Analog Integrated Circuits and Signal Processing","volume":"123 2","pages":""},"PeriodicalIF":1.4000,"publicationDate":"2025-03-21","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Analog Integrated Circuits and Signal Processing","FirstCategoryId":"5","ListUrlMain":"https://link.springer.com/article/10.1007/s10470-025-02374-4","RegionNum":4,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q4","JCRName":"COMPUTER SCIENCE, HARDWARE & ARCHITECTURE","Score":null,"Total":0}
引用次数: 0

Abstract

This paper presents an enhanced N-path filter architecture addressing the fundamental limitations of conventional designs in wireless communication systems. The proposed solution tackles two critical challenges: insufficient harmonic rejection and signal loss. By integrating a high-gain low-noise amplifier (LNA) at the input stage and implementing a novel transconductance amplifier-based weighted sinusoidal signal fitting technique, the filter achieves superior performance metrics. Implemented in SMIC 180 nm CMOS technology, the design demonstrates frequency tunability from 800 MHz to 1.2 GHz. Simulation results show third and fifth harmonic rejection ratios of 61 dB and 67 dB, respectively. The filter exhibits a gain of 21 dB with a noise figure of 8–9 dB and an IIP3 of \(-\)6.2 dBm. These results represent a significant advancement over traditional N-path filter implementations, offering promising prospects for practical wireless applications.

Abstract Image

查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
具有谐波抑制的高增益n路滤波器的设计
本文提出了一种增强型n路滤波器架构,解决了无线通信系统中传统设计的基本限制。提出的解决方案解决了两个关键的挑战:谐波抑制不足和信号损失。通过在输入级集成一个高增益低噪声放大器(LNA),并实现一种新的基于跨导放大器的加权正弦信号拟合技术,该滤波器实现了卓越的性能指标。该设计采用中芯国际180nm CMOS技术,具有800mhz至1.2 GHz的频率可调性。仿真结果表明,三次谐波抑制比为61 dB,五次谐波抑制比为67 dB。该滤波器的增益为21 dB,噪声系数为8-9 dB, IIP3为\(-\) 6.2 dBm。这些结果代表了传统n路滤波器实现的重大进步,为实际无线应用提供了广阔的前景。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
Analog Integrated Circuits and Signal Processing
Analog Integrated Circuits and Signal Processing 工程技术-工程:电子与电气
CiteScore
0.30
自引率
7.10%
发文量
141
审稿时长
7.3 months
期刊介绍: Analog Integrated Circuits and Signal Processing is an archival peer reviewed journal dedicated to the design and application of analog, radio frequency (RF), and mixed signal integrated circuits (ICs) as well as signal processing circuits and systems. It features both new research results and tutorial views and reflects the large volume of cutting-edge research activity in the worldwide field today. A partial list of topics includes analog and mixed signal interface circuits and systems; analog and RFIC design; data converters; active-RC, switched-capacitor, and continuous-time integrated filters; mixed analog/digital VLSI systems; wireless radio transceivers; clock and data recovery circuits; and high speed optoelectronic circuits and systems.
期刊最新文献
Implementation of hybrid random number generator on FPGA: Combining lorenz chaotic system with carry chain based ring oscillator Voltage controlled ring oscillator with multi-frequency shift keying technique for jitter reduction in 180 nm CMOS technology Modeling and simulation of GaInAsN/GaAs MOS-HEMT for rapid detection in biosensor applications A highly tunable ultra-low cut-off frequency gm-c filter with bandwidth stabilization technique Comprehensive analysis of CNTFET-based low-power SRAM cell
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1