Adapting M2 silicon half-wafers processing on industrial-scale equipment dedicated to 4″ solar technology

IF 0.7 4区 工程技术 Q4 ENGINEERING, ELECTRICAL & ELECTRONIC Microelectronics International Pub Date : 2021-05-17 DOI:10.1108/MI-09-2020-0065
M. Boumaour, S. Kermadi, S. Sali, Abdelkader El-Amrani, S. Mezghiche, L. Zougar, Sarah Boulahdjel, Y. Pellegrin
{"title":"Adapting M2 silicon half-wafers processing on industrial-scale equipment dedicated to 4″ solar technology","authors":"M. Boumaour, S. Kermadi, S. Sali, Abdelkader El-Amrani, S. Mezghiche, L. Zougar, Sarah Boulahdjel, Y. Pellegrin","doi":"10.1108/MI-09-2020-0065","DOIUrl":null,"url":null,"abstract":"\nPurpose\nThe purpose of this study is to address the issue of technology equipment formerly dedicated to the process of 4- and even 5-inch photovoltaic cells and whose use has become critical with the evolution of silicon wafer size standards (M2–M10). Fortunately, the recent concept of 6'' half-cut cell with its many advantages appears promising insofar as it offers the possibility of further extend the use of costly, still operational process equipment, but doomed to obsolescence.\n\n\nDesign/methodology/approach\nIn the background of a detailed Al-BSF process, the authors show how to experimentally adapt specific accessories and arrange 6” half-wafers to enable the upgrade of a complete industrial process of silicon solar cells at a lower cost. Step by step, the implementation of the processes for the two wafer sizes (4” wafers and 6” half wafers) is compared and analyzed in terms of performance and throughput.\n\n\nFindings\nGlobally, the same process effectiveness is observed for both types of wafers with slightly better sheet resistance uniformity for the thermal diffusion carried out on the half wafers; however, the horizontal arrangement of the wafer carriers in the diffusion and the plasma-enhanced chemical vapor deposition tubes limits the thermal balance regarding the total number of cells processed per batch.\n\n\nOriginality/value\nIn terms of the development of prototypes on a preindustrial scale, this paves the way to further continue operating outdated equipment for high-performance processes (passivated emitter and rear contact, Tunnel oxide passivated contact (TOPCon)), while complying with current standards for silicon wafers up to M10 format.\n","PeriodicalId":49817,"journal":{"name":"Microelectronics International","volume":null,"pages":null},"PeriodicalIF":0.7000,"publicationDate":"2021-05-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Microelectronics International","FirstCategoryId":"5","ListUrlMain":"https://doi.org/10.1108/MI-09-2020-0065","RegionNum":4,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q4","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 1

Abstract

Purpose The purpose of this study is to address the issue of technology equipment formerly dedicated to the process of 4- and even 5-inch photovoltaic cells and whose use has become critical with the evolution of silicon wafer size standards (M2–M10). Fortunately, the recent concept of 6'' half-cut cell with its many advantages appears promising insofar as it offers the possibility of further extend the use of costly, still operational process equipment, but doomed to obsolescence. Design/methodology/approach In the background of a detailed Al-BSF process, the authors show how to experimentally adapt specific accessories and arrange 6” half-wafers to enable the upgrade of a complete industrial process of silicon solar cells at a lower cost. Step by step, the implementation of the processes for the two wafer sizes (4” wafers and 6” half wafers) is compared and analyzed in terms of performance and throughput. Findings Globally, the same process effectiveness is observed for both types of wafers with slightly better sheet resistance uniformity for the thermal diffusion carried out on the half wafers; however, the horizontal arrangement of the wafer carriers in the diffusion and the plasma-enhanced chemical vapor deposition tubes limits the thermal balance regarding the total number of cells processed per batch. Originality/value In terms of the development of prototypes on a preindustrial scale, this paves the way to further continue operating outdated equipment for high-performance processes (passivated emitter and rear contact, Tunnel oxide passivated contact (TOPCon)), while complying with current standards for silicon wafers up to M10 format.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
在4〃太阳能技术专用的工业规模设备上适应M2硅半晶圆加工
目的本研究的目的是解决以前专门用于4英寸甚至5英寸光伏电池工艺的技术设备的问题,随着硅片尺寸标准(M2–M10)的发展,这些设备的使用变得至关重要。幸运的是,最近提出的6英寸半切割单元的概念及其许多优点似乎很有希望,因为它提供了进一步扩大使用昂贵的、仍在运行的工艺设备的可能性,但注定会过时。设计/方法/方法在详细的Al BSF工艺的背景下,作者展示了如何通过实验调整特定的附件并布置6“半晶片,以实现以较低成本升级硅太阳能电池的完整工业工艺。逐步比较和分析了两种晶片尺寸(4英寸晶片和6英寸半晶片)的工艺实施情况,从性能和产量方面进行了分析。发现在全球范围内,观察到两种类型的晶片具有相同的工艺效果,在半晶片上进行的热扩散具有略好的薄层电阻均匀性;然而,晶片载体在扩散管和等离子体增强化学气相沉积管中的水平布置限制了关于每批处理的细胞总数的热平衡。独创性/价值就工业化前规模的原型开发而言,这为进一步继续操作过时的高性能工艺设备(钝化发射极和背面接触、隧道氧化物钝化接触(TOPCon))铺平了道路,同时符合M10格式硅片的现行标准。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
Microelectronics International
Microelectronics International 工程技术-材料科学:综合
CiteScore
1.90
自引率
9.10%
发文量
28
审稿时长
>12 weeks
期刊介绍: Microelectronics International provides an authoritative, international and independent forum for the critical evaluation and dissemination of research and development, applications, processes and current practices relating to advanced packaging, micro-circuit engineering, interconnection, semiconductor technology and systems engineering. It represents a current, comprehensive and practical information tool. The Editor, Dr John Atkinson, welcomes contributions to the journal including technical papers, research papers, case studies and review papers for publication. Please view the Author Guidelines for further details. Microelectronics International comprises a multi-disciplinary study of the key technologies and related issues associated with the design, manufacture, assembly and various applications of miniaturized electronic devices and advanced packages. Among the broad range of topics covered are: • Advanced packaging • Ceramics • Chip attachment • Chip on board (COB) • Chip scale packaging • Flexible substrates • MEMS • Micro-circuit technology • Microelectronic materials • Multichip modules (MCMs) • Organic/polymer electronics • Printed electronics • Semiconductor technology • Solid state sensors • Thermal management • Thick/thin film technology • Wafer scale processing.
期刊最新文献
Study of the electronic transport performance of ZnO-SiO2 film: the construction of grain boundary barrier 3-pass and 5-pass laser grooving & die strength characterization for reinforced internal low-k 55nm node wafer structure via heat-treatment process Deformation and crack growth in multilayered ceramic capacitor during thermal reflow process: numerical and experimental investigation Simplifying finite elements analysis of four-point bending tests for flip chip microcomponents Quasi-elliptic band pass filter using resonators based on coupling theory for ultra-wide band applications
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1