Information for authors

IF 2 Q3 COMPUTER SCIENCE, HARDWARE & ARCHITECTURE IEEE Journal on Exploratory Solid-State Computational Devices and Circuits Pub Date : 2021-12-01 DOI:10.1109/JXCDC.2021.3135852

引用次数: 0

Abstract

Provides instructions and guidelines to prospective authors who wish to submit manuscripts.

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

作者信息

为希望提交手稿的潜在作者提供说明和指导。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

求助全文

约1分钟内获得全文去求助

来源期刊

IEEE Journal on Exploratory Solid-State Computational Devices and Circuits COMPUTER SCIENCE, HARDWARE & ARCHITECTURE-

CiteScore

5.00

自引率

4.20%

发文量

审稿时长

13 weeks

期刊最新文献

Design Considerations for Sub-1-V 1T1C FeRAM Memory Circuits Heterogeneous Integration Technologies for Artificial Intelligence Applications Scaling Logic Area With Multitier Standard Cells Accuracy Improvement With Weight Mapping Strategy and Output Transformation for STT-MRAM-Based Computing-in-Memory Energy-/Carbon-Aware Evaluation and Optimization of 3-D IC Architecture With Digital Compute-in-Memory Designs