Bus Implementation Using New Low Power PFSCL Tristate Buffers

IF 1.3 Q3 ENGINEERING, ELECTRICAL & ELECTRONIC Active and Passive Electronic Components Pub Date : 2016-02-29 DOI:10.1155/2016/4517292
N. Pandey, Bharat Choudhary, K. Gupta, Ankit Mittal
{"title":"Bus Implementation Using New Low Power PFSCL Tristate Buffers","authors":"N. Pandey, Bharat Choudhary, K. Gupta, Ankit Mittal","doi":"10.1155/2016/4517292","DOIUrl":null,"url":null,"abstract":"This paper proposes new positive feedback source coupled logic (PFSCL) tristate buffers suited to bus applications. The proposed buffers use switch to attain high impedance state and modify the load or the current source section. An interesting consequence of this is overall reduction in the power consumption. The proposed tristate buffers consume half the power compared to the available switch based counterpart. The issues with available PFSCL tristate buffers based bus implementation are identified and benefits of employing the proposed tristate buffer topologies are put forward. SPICE simulation results using TSMC 180 nm CMOS technology parameters are included to support the theoretical formulations. The performance of proposed tristate buffer topologies is examined on the basis of propagation delay, output enable time, and power consumption. It is found that one of the proposed tristate buffer topology outperforms the others in terms of all the performance parameters. An examination of behavior of available and the proposed PFSCL tristate buffer topologies under parameter variations and mismatch shows a maximum variation of 14%.","PeriodicalId":43355,"journal":{"name":"Active and Passive Electronic Components","volume":"2016 1","pages":"1-8"},"PeriodicalIF":1.3000,"publicationDate":"2016-02-29","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://sci-hub-pdf.com/10.1155/2016/4517292","citationCount":"5","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Active and Passive Electronic Components","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1155/2016/4517292","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 5

Abstract

This paper proposes new positive feedback source coupled logic (PFSCL) tristate buffers suited to bus applications. The proposed buffers use switch to attain high impedance state and modify the load or the current source section. An interesting consequence of this is overall reduction in the power consumption. The proposed tristate buffers consume half the power compared to the available switch based counterpart. The issues with available PFSCL tristate buffers based bus implementation are identified and benefits of employing the proposed tristate buffer topologies are put forward. SPICE simulation results using TSMC 180 nm CMOS technology parameters are included to support the theoretical formulations. The performance of proposed tristate buffer topologies is examined on the basis of propagation delay, output enable time, and power consumption. It is found that one of the proposed tristate buffer topology outperforms the others in terms of all the performance parameters. An examination of behavior of available and the proposed PFSCL tristate buffer topologies under parameter variations and mismatch shows a maximum variation of 14%.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
使用新型低功耗PFSCL三态缓冲器的总线实现
本文提出了一种适合总线应用的新型正反馈源耦合逻辑(PFSCL)三态缓冲器。所提出的缓冲器使用开关来达到高阻抗状态并修改负载或电流源部分。这样做的一个有趣的结果是总体上降低了功耗。与可用的基于交换机的缓冲器相比,建议的三状态缓冲器消耗的功率只有一半。指出了现有的基于PFSCL三状态缓冲区的总线实现存在的问题,并提出了采用所提出的三状态缓冲区拓扑的好处。采用台积电180nm CMOS工艺参数的SPICE仿真结果支持理论公式。基于传播延迟、输出使能时间和功耗,对所提出的三状态缓冲拓扑的性能进行了检查。研究发现,三状态缓冲拓扑在所有性能参数方面都优于其他拓扑。在参数变化和不匹配的情况下,对现有和提议的PFSCL三态缓冲拓扑的行为进行了检查,结果显示最大变化为14%。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
Active and Passive Electronic Components
Active and Passive Electronic Components ENGINEERING, ELECTRICAL & ELECTRONIC-
CiteScore
1.30
自引率
0.00%
发文量
1
审稿时长
13 weeks
期刊介绍: Active and Passive Electronic Components is an international journal devoted to the science and technology of all types of electronic components. The journal publishes experimental and theoretical papers on topics such as transistors, hybrid circuits, integrated circuits, MicroElectroMechanical Systems (MEMS), sensors, high frequency devices and circuits, power devices and circuits, non-volatile memory technologies such as ferroelectric and phase transition memories, and nano electronics devices and circuits.
期刊最新文献
Analysis and Design of High-Energy-Efficiency Amplifiers for Delta-Sigma Modulators An Ameliorated Small-Signal Model Parameter Extraction Method for GaN HEMTs up to 110 GHz with Short-Test Structure A Low Threshold Voltage Ultradynamic Voltage Scaling SRAM Write Assist Technique for High-Speed Applications Performance and Stability Analysis of Built-In Self-Read and Write Assist 10T SRAM Cell A 0.9 V, 8T2R nvSRAM Memory Cell with High Density and Improved Storage/Restoration Time in 28 nm Technology Node
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1