Equipment Condition Monitoring of Multiple Oxide-Nitride Stack Layer Deposition Process

IF 2.3 3区 工程技术 Q2 ENGINEERING, ELECTRICAL & ELECTRONIC IEEE Transactions on Semiconductor Manufacturing Pub Date : 2023-09-28 DOI:10.1109/TSM.2023.3319113
Min Ho Kim;Sang Jeen Hong
{"title":"Equipment Condition Monitoring of Multiple Oxide-Nitride Stack Layer Deposition Process","authors":"Min Ho Kim;Sang Jeen Hong","doi":"10.1109/TSM.2023.3319113","DOIUrl":null,"url":null,"abstract":"For the 3D NAND memory, the higher oxide/nitride (ON) stacked dielectric is preferred to enhance the storage capacity, and multi-layer dielectric requirements, such as thickness uniformity and interfacial smoothness between films, gathers more interest for the performance of 3D NAND flash memory. Unsatisfactory thickness uniformity between layers is a challenge not only for the device performance but also the following etch process steps. The thickness uniformity can get worse with a little facility degradation. The degradation of the vacuum system, such as the throttle valve position, has the potential to cause process drift. This can have an impact on the thickness repeatability of each layer in a multiple dielectric stack. To reduce the process variation in multi-layer dielectric deposition for 3D NAND fabrication, process monitoring, and equipment diagnostic study is suggested in this paper. Optical emission spectroscopy (OES) is employed for plasma process monitoring and equipment state variable identification (SVID) data are investigated to find the source of the process variation. From the comparison experiments of 5 and 30 paired oxide/nitride stack deposition, we found equipment and/or facility degradation may induce the minute process drift. Among them, we suggest the potential of process drift due to the throttle valve position.","PeriodicalId":451,"journal":{"name":"IEEE Transactions on Semiconductor Manufacturing","volume":"36 4","pages":"645-652"},"PeriodicalIF":2.3000,"publicationDate":"2023-09-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Transactions on Semiconductor Manufacturing","FirstCategoryId":"5","ListUrlMain":"https://ieeexplore.ieee.org/document/10266712/","RegionNum":3,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q2","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

Abstract

For the 3D NAND memory, the higher oxide/nitride (ON) stacked dielectric is preferred to enhance the storage capacity, and multi-layer dielectric requirements, such as thickness uniformity and interfacial smoothness between films, gathers more interest for the performance of 3D NAND flash memory. Unsatisfactory thickness uniformity between layers is a challenge not only for the device performance but also the following etch process steps. The thickness uniformity can get worse with a little facility degradation. The degradation of the vacuum system, such as the throttle valve position, has the potential to cause process drift. This can have an impact on the thickness repeatability of each layer in a multiple dielectric stack. To reduce the process variation in multi-layer dielectric deposition for 3D NAND fabrication, process monitoring, and equipment diagnostic study is suggested in this paper. Optical emission spectroscopy (OES) is employed for plasma process monitoring and equipment state variable identification (SVID) data are investigated to find the source of the process variation. From the comparison experiments of 5 and 30 paired oxide/nitride stack deposition, we found equipment and/or facility degradation may induce the minute process drift. Among them, we suggest the potential of process drift due to the throttle valve position.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
多氧化物氮化物叠层沉积工艺的设备状态监测
对于3D NAND存储器,更高的氧化物/氮化物(ON)堆叠电介质是优选的,以提高存储容量,并且多层电介质要求,例如膜之间的厚度均匀性和界面光滑性,使人们对3D NAND闪存的性能更加感兴趣。层之间不令人满意的厚度均匀性不仅对器件性能,而且对以下蚀刻工艺步骤都是一个挑战。厚度均匀性可能会随着设备的一点退化而变得更差。真空系统的退化,如节气门位置,有可能导致工艺漂移。这可能对多重电介质堆叠中的每一层的厚度可重复性产生影响。为了减少用于3D NAND制造的多层电介质沉积的工艺变化,本文建议进行工艺监测和设备诊断研究。将光学发射光谱(OES)用于等离子体过程监测,并对设备状态变量识别(SVID)数据进行研究,以寻找过程变化的来源。从5和30对氧化物/氮化物堆叠沉积的比较实验中,我们发现设备和/或设施的退化可能会导致微小的工艺漂移。其中,我们提出了由于节气门位置导致的过程漂移的可能性。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
IEEE Transactions on Semiconductor Manufacturing
IEEE Transactions on Semiconductor Manufacturing 工程技术-工程:电子与电气
CiteScore
5.20
自引率
11.10%
发文量
101
审稿时长
3.3 months
期刊介绍: The IEEE Transactions on Semiconductor Manufacturing addresses the challenging problems of manufacturing complex microelectronic components, especially very large scale integrated circuits (VLSI). Manufacturing these products requires precision micropatterning, precise control of materials properties, ultraclean work environments, and complex interactions of chemical, physical, electrical and mechanical processes.
期刊最新文献
Overlay Measurement Algorithm for Moirè Targets Using Frequency Analysis Performance Evaluation of Supervised Learning Model Based on Functional Data Analysis and Summary Statistics Machine Learning Based Universal Threshold Voltage Extraction of Transistors Using Convolutional Neural Networks A Novel Multi-Modal Learning Approach for Cross-Process Defect Classification in TFT-LCD Array Manufacturing Feature Extraction From Diffraction Images Using a Spatial Light Modulator in Scatterometry
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1