Reliability Evaluation of Copper (Cu) Through-Silicon Vias (TSV) Barrier and Dielectric Liner by Electrical Characterization and Physical Failure Analysis (PFA)

J. Chan, Xu Cheng, K. Lee, W. Kanert, C. S. Tan
{"title":"Reliability Evaluation of Copper (Cu) Through-Silicon Vias (TSV) Barrier and Dielectric Liner by Electrical Characterization and Physical Failure Analysis (PFA)","authors":"J. Chan, Xu Cheng, K. Lee, W. Kanert, C. S. Tan","doi":"10.1109/ECTC.2017.77","DOIUrl":null,"url":null,"abstract":"The motivation behind this study is to detect barrier and dielectric liner degradation in a copper (Cu) through-silicon via (TSV) structure. The integrity of titanium (Ti) barrier and silicon dioxide (SiO2) dielectric liner are evaluated via a non-destructive electrical characterization method after being subjected to different stress tests such as high temperature storage (HTS), temperature cycling (TC) and electrical biasing. The various different stresses were either performed independently, or performed as a combination stress with electrical bias for comparison. After performing the respective stresses, capacitance-voltage (C-V) and current density-electric field (J-E) characteristics were analyzed to identify differences in its electrical characteristics. Degradation of the barrier liner may result in the migration of Cu from the Cu via into the dielectric liner. This is identified by changes observed in the inversion capacitance, as reflected in the C-V curve. Physical failure analysis (PFA) was performed on degraded structures and verified the presence of Cu in the dielectric due to barrier degradation as detected by the electrical measurement. It is suggested that barrier degradation leading to the migration of Cu into the dielectric liner can be associated to material and structural integrity which is dependent on the stress conditions. This understanding is useful in the reliability assessment of Cu TSV structures under various stress conditions, making it appropriate for future TSV degradation studies.","PeriodicalId":6557,"journal":{"name":"2017 IEEE 67th Electronic Components and Technology Conference (ECTC)","volume":"14 1","pages":"73-79"},"PeriodicalIF":0.0000,"publicationDate":"2017-05-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"11","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 IEEE 67th Electronic Components and Technology Conference (ECTC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ECTC.2017.77","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 11

Abstract

The motivation behind this study is to detect barrier and dielectric liner degradation in a copper (Cu) through-silicon via (TSV) structure. The integrity of titanium (Ti) barrier and silicon dioxide (SiO2) dielectric liner are evaluated via a non-destructive electrical characterization method after being subjected to different stress tests such as high temperature storage (HTS), temperature cycling (TC) and electrical biasing. The various different stresses were either performed independently, or performed as a combination stress with electrical bias for comparison. After performing the respective stresses, capacitance-voltage (C-V) and current density-electric field (J-E) characteristics were analyzed to identify differences in its electrical characteristics. Degradation of the barrier liner may result in the migration of Cu from the Cu via into the dielectric liner. This is identified by changes observed in the inversion capacitance, as reflected in the C-V curve. Physical failure analysis (PFA) was performed on degraded structures and verified the presence of Cu in the dielectric due to barrier degradation as detected by the electrical measurement. It is suggested that barrier degradation leading to the migration of Cu into the dielectric liner can be associated to material and structural integrity which is dependent on the stress conditions. This understanding is useful in the reliability assessment of Cu TSV structures under various stress conditions, making it appropriate for future TSV degradation studies.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
基于电特性和物理失效分析(PFA)的铜(Cu)硅通孔(TSV)阻挡层和介质衬垫可靠性评估
这项研究背后的动机是检测铜(Cu)通硅孔(TSV)结构中的势垒和介电衬里退化。通过高温储存(HTS)、温度循环(TC)和电偏置等不同的应力测试,采用非破坏性电学表征方法对钛(Ti)阻挡层和二氧化硅(SiO2)介电衬里的完整性进行了评价。各种不同的应力或单独执行,或作为组合应力与电偏压进行比较。分别进行应力、电容电压(C-V)和电流密度电场(J-E)特性分析,确定其电学特性的差异。阻挡衬里的降解可能导致Cu从Cu通道迁移到介电衬里。这是通过在反转电容中观察到的变化来确定的,正如C-V曲线所反映的那样。对退化结构进行了物理失效分析(PFA),并验证了电介质中由于电测量检测到的屏障降解而存在Cu。这表明,导致Cu迁移到电介质衬里的屏障降解可能与材料和结构的完整性有关,而材料和结构的完整性取决于应力条件。这种认识有助于Cu TSV结构在各种应力条件下的可靠性评估,使其适用于未来的TSV退化研究。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Peridynamic Solution of Wetness Equation with Time Dependent Saturated Concentration in ANSYS Framework Axially Tapered Circular Core Polymer Optical Waveguides Enabling Highly Efficient Light Coupling Low Loss Channel-Shuffling Polymer Waveguides: Design and Fabrication Development of Packaging Technology for High Temperature Resistant SiC Module of Automobile Application 3D Packaging of Embedded Opto-Electronic Die and CMOS IC Based on Wet Etched Silicon Interposer
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1