Laser Multi Beam Full Cut Dicing of Wafer Level Chip-Scale Packages

J. V. Borkulo, Eric Tan, R. D. Stam
{"title":"Laser Multi Beam Full Cut Dicing of Wafer Level Chip-Scale Packages","authors":"J. V. Borkulo, Eric Tan, R. D. Stam","doi":"10.1109/ECTC.2017.76","DOIUrl":null,"url":null,"abstract":"The introduction of Chip Scale Package (CSP) has become one of the key packaging solutions in the recent semiconductor industry. With the advantages of reducing the package size and stacking capability for higher interconnects, CSP's are continuously evolving into many different types of CSP's packages. One of the key innovative package solutions is the molded wafer level CSP (M-WLCSP)1,2 due to the robust 5 sided or 6 sided protection of the devices with epoxy mold compound (EMC). The advantages of this application include, prevention of chipping and handling damage, sort screening capability due to its form factor at the wafer level, and the enhancement in board level reliability.3 The current singulation method that is the mechanical blade dicing process is encountering many challenges including yield loss, blade lifetime, productivity and its' limitation to achieve a narrow kerf width). In this paper we will share the results of the various studies done to develop a full cut laser dicing process for M-WLCSP and the impact of various parameters on the process flow, quality, productivity and cost. Together with an end customer reliability testing has been done on laser diced M-WLCSP packages of which the results will demonstrate that all criteria are met.","PeriodicalId":6557,"journal":{"name":"2017 IEEE 67th Electronic Components and Technology Conference (ECTC)","volume":"8 1","pages":"337-342"},"PeriodicalIF":0.0000,"publicationDate":"2017-05-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 IEEE 67th Electronic Components and Technology Conference (ECTC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ECTC.2017.76","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

The introduction of Chip Scale Package (CSP) has become one of the key packaging solutions in the recent semiconductor industry. With the advantages of reducing the package size and stacking capability for higher interconnects, CSP's are continuously evolving into many different types of CSP's packages. One of the key innovative package solutions is the molded wafer level CSP (M-WLCSP)1,2 due to the robust 5 sided or 6 sided protection of the devices with epoxy mold compound (EMC). The advantages of this application include, prevention of chipping and handling damage, sort screening capability due to its form factor at the wafer level, and the enhancement in board level reliability.3 The current singulation method that is the mechanical blade dicing process is encountering many challenges including yield loss, blade lifetime, productivity and its' limitation to achieve a narrow kerf width). In this paper we will share the results of the various studies done to develop a full cut laser dicing process for M-WLCSP and the impact of various parameters on the process flow, quality, productivity and cost. Together with an end customer reliability testing has been done on laser diced M-WLCSP packages of which the results will demonstrate that all criteria are met.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
晶圆级芯片级封装的激光多光束全切割
芯片级封装(CSP)的引入已成为近年来半导体行业的关键封装解决方案之一。由于具有减小封装尺寸和堆叠能力以实现更高互连的优点,CSP正在不断发展成许多不同类型的CSP封装。关键的创新封装解决方案之一是模制晶圆级CSP (M-WLCSP)1,2,由于环氧模化合物(EMC)对器件提供强大的5面或6面保护。该应用程序的优点包括,防止芯片和处理损坏,由于其在晶圆级的形状因素而具有分类筛选能力,以及提高板级可靠性目前的模拟方法,即机械刀片切割过程,面临着许多挑战,包括成品率损失、刀片寿命、生产率以及实现窄切口宽度的局限性。在本文中,我们将分享为开发M-WLCSP全切割激光切割工艺所做的各种研究结果,以及各种参数对工艺流程、质量、生产率和成本的影响。与终端客户一起,对激光切块M-WLCSP封装进行了可靠性测试,其结果将证明所有标准都得到满足。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Peridynamic Solution of Wetness Equation with Time Dependent Saturated Concentration in ANSYS Framework Axially Tapered Circular Core Polymer Optical Waveguides Enabling Highly Efficient Light Coupling Low Loss Channel-Shuffling Polymer Waveguides: Design and Fabrication Development of Packaging Technology for High Temperature Resistant SiC Module of Automobile Application 3D Packaging of Embedded Opto-Electronic Die and CMOS IC Based on Wet Etched Silicon Interposer
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1