A novel design and fabrication method of a pyramidal shape chip for scanning micro mirror

Q3 Arts and Humanities Giornale di Storia Costituzionale Pub Date : 2004-12-13 DOI:10.1109/ICECS.2004.1399720
O. Cohen, A. Shai, Y. Nemirovsky
{"title":"A novel design and fabrication method of a pyramidal shape chip for scanning micro mirror","authors":"O. Cohen, A. Shai, Y. Nemirovsky","doi":"10.1109/ICECS.2004.1399720","DOIUrl":null,"url":null,"abstract":"In this paper, we present a novel scheme for designing and fabricating a base chip, which is an approximation of a pyramid shape, and is not limited by the natural slope of 54.7/spl deg/ obtained with wet anisotropic etching of silicon. The application for such a pyramid shape, in our case, is for a single axis scanning micro mirror. The paper presents the methodology for designing and fabricating a surface with an arbitrary slope, as required by the application. In our case, it is an approximation of a desired very moderate slope. The moderate slope serves as an electrostatic actuator with relatively low operating voltage. On top of the base, we bond a mirror chip that includes the opposite side of the actuator, the reflector of the mirror, the mechanical structure of the mirror and the hinges. We present in this paper the motivation to use a pyramidal shaped base. The design is simple and requires knowledge of etch rates in several crystal planes, which can be easily measured. The fabrication tools and methods used herein are based on wet etching of silicon wafers. There is no need for DRIE processes or SOI wafers.","PeriodicalId":38467,"journal":{"name":"Giornale di Storia Costituzionale","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2004-12-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Giornale di Storia Costituzionale","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICECS.2004.1399720","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"Arts and Humanities","Score":null,"Total":0}
引用次数: 2

Abstract

In this paper, we present a novel scheme for designing and fabricating a base chip, which is an approximation of a pyramid shape, and is not limited by the natural slope of 54.7/spl deg/ obtained with wet anisotropic etching of silicon. The application for such a pyramid shape, in our case, is for a single axis scanning micro mirror. The paper presents the methodology for designing and fabricating a surface with an arbitrary slope, as required by the application. In our case, it is an approximation of a desired very moderate slope. The moderate slope serves as an electrostatic actuator with relatively low operating voltage. On top of the base, we bond a mirror chip that includes the opposite side of the actuator, the reflector of the mirror, the mechanical structure of the mirror and the hinges. We present in this paper the motivation to use a pyramidal shaped base. The design is simple and requires knowledge of etch rates in several crystal planes, which can be easily measured. The fabrication tools and methods used herein are based on wet etching of silicon wafers. There is no need for DRIE processes or SOI wafers.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
一种新型扫描微镜锥体芯片的设计与制造方法
在本文中,我们提出了一种设计和制造基片的新方案,该方案近似于金字塔形状,并且不受硅湿各向异性蚀刻获得的54.7/spl度/的自然斜率的限制。这种金字塔形状的应用,在我们的例子中,是用于单轴扫描微镜。本文介绍了根据应用要求设计和制作任意斜率曲面的方法。在我们的例子中,它是期望的非常适中的斜率的近似值。坡度适中作为静电执行器,工作电压相对较低。在底座的顶部,我们粘接一个镜子芯片,包括驱动器的反面、镜子的反射面、镜子的机械结构和铰链。在本文中,我们提出了使用金字塔形基底的动机。该设计很简单,需要了解几个晶体平面的蚀刻速率,这可以很容易地测量。本文使用的制造工具和方法是基于硅片的湿法蚀刻。不需要DRIE工艺或SOI晶圆。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
Giornale di Storia Costituzionale
Giornale di Storia Costituzionale Arts and Humanities-History
CiteScore
0.20
自引率
0.00%
发文量
0
期刊最新文献
PD diagnosis on medium voltage cables with oscillating voltage (OWTS) Spintronic logic circuit design for nanoscale computation A 0.8 V CMOS TSPC adiabatic DCVS logic circuit with the bootstrap technique for low-power VLSI Efficient Gabor expansion using non minimal dual Gabor windows 3D power grid modeling
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1