A 0.13µm 64Mb multi-layered conductive metal-oxide memory

C. Chevallier, C. Siau, S. Lim, Srivalli Namala, M. Matsuoka, B. Bateman, D. Rinerson
{"title":"A 0.13µm 64Mb multi-layered conductive metal-oxide memory","authors":"C. Chevallier, C. Siau, S. Lim, Srivalli Namala, M. Matsuoka, B. Bateman, D. Rinerson","doi":"10.1109/ISSCC.2010.5433945","DOIUrl":null,"url":null,"abstract":"A number of technologies have been proposed to replace NAND Flash as scaling becomes more difficult [1–2]. One promising area includes resistive memories using the conductive metal oxide (CMOx™) technology where multiple memory layers can be stacked [3]. Earlier attempts have been made with non-rewritable materials [4]. The key concepts for a very high density, multi physical layer nonvolatile, rewritable memory have been developed on a 64Mb, 130 nm test chip.","PeriodicalId":6418,"journal":{"name":"2010 IEEE International Solid-State Circuits Conference - (ISSCC)","volume":"14 1","pages":"260-261"},"PeriodicalIF":0.0000,"publicationDate":"2010-03-18","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"89","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2010 IEEE International Solid-State Circuits Conference - (ISSCC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISSCC.2010.5433945","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 89

Abstract

A number of technologies have been proposed to replace NAND Flash as scaling becomes more difficult [1–2]. One promising area includes resistive memories using the conductive metal oxide (CMOx™) technology where multiple memory layers can be stacked [3]. Earlier attempts have been made with non-rewritable materials [4]. The key concepts for a very high density, multi physical layer nonvolatile, rewritable memory have been developed on a 64Mb, 130 nm test chip.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
一个0.13µm 64Mb多层导电金属氧化物存储器
随着扩展变得越来越困难,已经提出了许多技术来取代NAND闪存[1-2]。一个有前景的领域包括使用导电金属氧化物(CMOx™)技术的电阻式存储器,其中多个存储器层可以堆叠成[3]。早期的尝试是用不可重写的材料[4]。高密度、多物理层、非易失性、可重写存储器的关键概念已经在64Mb、130nm的测试芯片上开发出来。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
An 8.5Gb/s CMOS OEIC with on-chip photodiode for short-distance optical communications A 4.5mW/Gb/s 6.4Gb/s 22+1-lane source-synchronous link rx core with optional cleanup PLL in 65nm CMOS A 76dBΩ 1.7GHz 0.18µm CMOS tunable transimpedance amplifier using broadband current pre-amplifier for high frequency lateral micromechanical oscillators A fully integrated 77GHz FMCW radar system in 65nm CMOS A timing controlled AC-DC converter for biomedical implants
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1