Architecture Design of the Double-Mode Binarization for High-Profile H.264/AVC Compression

G. Pastuszak
{"title":"Architecture Design of the Double-Mode Binarization for High-Profile H.264/AVC Compression","authors":"G. Pastuszak","doi":"10.1109/SIPS.2007.4387540","DOIUrl":null,"url":null,"abstract":"The efficiency of hardware video encoders depends on all modules embedded in the processing path. This paper presents the architecture of the H.264/AVC binarization unit, which is a part of the last stage of the video coder. The module supports CABAC and CAVLC modes and conforms to H.264/AVC High Profile. The architecture saves a considerable amount of hardware resources since two coding modes share the same logic and storage elements. For both modes, the architecture achieves the similar throughput able to support HDTV.","PeriodicalId":93225,"journal":{"name":"Proceedings. IEEE Workshop on Signal Processing Systems (2007-2014)","volume":"2640 1","pages":"175-180"},"PeriodicalIF":0.0000,"publicationDate":"2007-11-21","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings. IEEE Workshop on Signal Processing Systems (2007-2014)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SIPS.2007.4387540","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

The efficiency of hardware video encoders depends on all modules embedded in the processing path. This paper presents the architecture of the H.264/AVC binarization unit, which is a part of the last stage of the video coder. The module supports CABAC and CAVLC modes and conforms to H.264/AVC High Profile. The architecture saves a considerable amount of hardware resources since two coding modes share the same logic and storage elements. For both modes, the architecture achieves the similar throughput able to support HDTV.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
H.264/AVC压缩双模二值化体系结构设计
硬件视频编码器的效率取决于处理路径中嵌入的所有模块。本文介绍了H.264/AVC二值化单元的结构,该单元是视频编码器最后阶段的一部分。该模块支持CABAC和CAVLC模式,符合H.264/AVC High Profile标准。由于两种编码模式共享相同的逻辑和存储元素,因此该体系结构节省了大量硬件资源。对于这两种模式,该架构实现了相似的吞吐量,能够支持HDTV。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Real-Time Estimation of Direction of Arrival of Speech Source Using Three Microphones. Optimization of Calibration Algorithms on a Manycore Embedded Platform A signal denoising technique based on wavelets modulus maxima lines and a self-scalable grid classifier Spectral Management of Multiple Wireless Signals Based Cognitive Radio Synthesizing hardware from dataflow programs: An MPEG-4 simple profile decoder case study
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1