An analog layout floorplanner using its parameterized module layout structure

Abstract

This paper presents an analog layout floorplanner whose module library is parameterized with its layout structure. The developed floorplanner employs the parameterized layout template that enhances the CIF (Caltech Intermediate Form) description language. By utilizing this template, the complexity of the generator text is reduced, and an additional complex parser and analyzer are not required. This floorplanner has been tested on several benchmark circuits and displayed six to ten times of generator text reduction.