A Genetic Algorithm for Scheduling of Data-parallel Tasks on Multicore Architectures

Yang Liu, Lin Meng, H. Tomiyama
{"title":"A Genetic Algorithm for Scheduling of Data-parallel Tasks on Multicore Architectures","authors":"Yang Liu, Lin Meng, H. Tomiyama","doi":"10.2197/ipsjtsldm.12.74","DOIUrl":null,"url":null,"abstract":": This paper proposes a genetic algorithm for scheduling of multiple data-parallel tasks on multicores. Un- like traditional task scheduling, this work allows individual tasks to run on multiple cores in a data-parallel fashion. Experimental results show the e ff ectiveness of the proposed algorithm over state-of-the-art","PeriodicalId":38964,"journal":{"name":"IPSJ Transactions on System LSI Design Methodology","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2019-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IPSJ Transactions on System LSI Design Methodology","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.2197/ipsjtsldm.12.74","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q4","JCRName":"Engineering","Score":null,"Total":0}
引用次数: 4

Abstract

: This paper proposes a genetic algorithm for scheduling of multiple data-parallel tasks on multicores. Un- like traditional task scheduling, this work allows individual tasks to run on multiple cores in a data-parallel fashion. Experimental results show the e ff ectiveness of the proposed algorithm over state-of-the-art
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
多核架构下数据并行任务调度的遗传算法
提出了一种用于多核数据并行任务调度的遗传算法。与传统的任务调度不同,这项工作允许单个任务以数据并行的方式在多个核心上运行。实验结果表明,该算法比现有算法更有效
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
IPSJ Transactions on System LSI Design Methodology
IPSJ Transactions on System LSI Design Methodology Engineering-Electrical and Electronic Engineering
CiteScore
1.20
自引率
0.00%
发文量
0
期刊最新文献
Measurement Results of Real Circuit Delay Degradation under Realistic Workload A CMOS-compatible Non-volatile Memory Element using Fishbone-in-cage Capacitor Parallelizing Random and SAT-based Verification Processes for Improving Toggle Coverage LLVM-C2RTL: C/C++ Based System Level RTL Design Framework Using LLVM Compiler Infrastructure Feature Vectors Based on Wire Width and Distance for Lithography Hotspot Detection
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1