{"title":"Algorithms for IP Block Identification Based on Structural Approach","authors":"Anna Shubnaya, M. Shupletsov","doi":"10.1109/EICONRUS.2019.8656919","DOIUrl":null,"url":null,"abstract":"Technology mapping for macroblocks is a problem of implementing subcircuits in a Boolean circuit with predesigned IP blocks, like multiplexers and arithmetic circuits. In this paper, we propose algorithms for identifying some special kinds of macroblocks in an arbitrary Boolean circuit using dynamic programming and structural approach. Our algorithms can identify n-input standard gates (and-gates, or-gates, xor-gates, nand-gates, nor-gates and xnor-gates) with a large input size n. Also multiplexers and multiplexer buses can be identified using our algorithms.Proposed algorithms were implemented in a C++ programming language. It can identify and substitute specified macroblocks into a Boolean circuit represented in Verilog HDL format. Algorithms were tested on benchmarks from ICCAD- 2013 contest, where similar problem was introduced, and ISCAS- 85 benchmarks were also used to test our algorithms.","PeriodicalId":6748,"journal":{"name":"2019 IEEE Conference of Russian Young Researchers in Electrical and Electronic Engineering (EIConRus)","volume":"2 1","pages":"1672-1677"},"PeriodicalIF":0.0000,"publicationDate":"2019-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 IEEE Conference of Russian Young Researchers in Electrical and Electronic Engineering (EIConRus)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EICONRUS.2019.8656919","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2
Abstract
Technology mapping for macroblocks is a problem of implementing subcircuits in a Boolean circuit with predesigned IP blocks, like multiplexers and arithmetic circuits. In this paper, we propose algorithms for identifying some special kinds of macroblocks in an arbitrary Boolean circuit using dynamic programming and structural approach. Our algorithms can identify n-input standard gates (and-gates, or-gates, xor-gates, nand-gates, nor-gates and xnor-gates) with a large input size n. Also multiplexers and multiplexer buses can be identified using our algorithms.Proposed algorithms were implemented in a C++ programming language. It can identify and substitute specified macroblocks into a Boolean circuit represented in Verilog HDL format. Algorithms were tested on benchmarks from ICCAD- 2013 contest, where similar problem was introduced, and ISCAS- 85 benchmarks were also used to test our algorithms.