A simple variable-width CMOS bump circuit

B. Minch
{"title":"A simple variable-width CMOS bump circuit","authors":"B. Minch","doi":"10.1109/ISCAS.2016.7527500","DOIUrl":null,"url":null,"abstract":"In this paper, I present a simple CMOS bump circuit whose transfer characteristic width is electronically adjustable via a single back-gate bias voltage. The proposed circuit comprises two asymmetric differential pairs whose transfer characteristics can be shifted left and right about the origin by adjusting this back-gate bias. One output current from each diff pair is fed into a current correlator circuit, which produces the bump current. The circuit can simultaneously produce a complementary antibump current by summing the other two diff pair currents. I describe the proposed circuit's operation, present a large-signal analysis for weak-inversion bias currents, and show measurements from a proof-of-principle prototype made from commercially available MOS transistor arrays.","PeriodicalId":6546,"journal":{"name":"2016 IEEE International Symposium on Circuits and Systems (ISCAS)","volume":"244 1","pages":"1354-1357"},"PeriodicalIF":0.0000,"publicationDate":"2016-05-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 IEEE International Symposium on Circuits and Systems (ISCAS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISCAS.2016.7527500","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

Abstract

In this paper, I present a simple CMOS bump circuit whose transfer characteristic width is electronically adjustable via a single back-gate bias voltage. The proposed circuit comprises two asymmetric differential pairs whose transfer characteristics can be shifted left and right about the origin by adjusting this back-gate bias. One output current from each diff pair is fed into a current correlator circuit, which produces the bump current. The circuit can simultaneously produce a complementary antibump current by summing the other two diff pair currents. I describe the proposed circuit's operation, present a large-signal analysis for weak-inversion bias currents, and show measurements from a proof-of-principle prototype made from commercially available MOS transistor arrays.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
一个简单的变宽CMOS碰撞电路
在本文中,我提出了一个简单的CMOS碰撞电路,其传输特性宽度可通过单个后门偏置电压进行电子调节。所提出的电路包括两个非对称差分对,其传输特性可以通过调节该后门偏置在原点左右移动。每个差值对的一个输出电流被送入电流相关器电路,产生碰撞电流。该电路可以同时通过将其他两个差对电流相加产生互补的抗碰撞电流。我描述了所提出的电路的操作,提出了弱反转偏置电流的大信号分析,并展示了由市售MOS晶体管阵列制成的原理验证原型的测量结果。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Live demonstration: An automatic evaluation platform for physical unclonable function test Low-cost configurable ring oscillator PUF with improved uniqueness A passivity based stability measure for discrete 3-D IIR system realizations An effective generator-allocating method to enhance the robustness of power grid Global resource capacity algorithm with path splitting for virtual network embedding
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1