A 4.78mm2 fully-integrated neuromodulation SoC combining 64 acquisition channels with digital compression and simultaneous dual stimulation

Symposium on VLSI Circuits : [proceedings]. Symposium on VLSI Circuits Pub Date : 2014-06-10 DOI:10.1109/VLSIC.2014.6858430

D. Yeager, W. Biederman, Nathan Narevsky, Jaclyn Leverett, R. Neely, J. Carmena, E. Alon, J. Rabaey

引用次数: 11

Abstract

A 65nm CMOS 4.78mm 2 integrated neuromodulation SoC consumes 417μW from a 1.2V supply while operating 64 acquisition channels with epoch compression at an average firing rate of 50Hz and engaging two stimulators with a pulse width of 250μs/phase, differential current of 150μA, and a pulse frequency of 100Hz. Compared to the state of the art, this represents the lowest area and power for the highest integration complexity achieved to date.

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

一个4.78mm2的全集成神经调节SoC，结合64个采集通道，数字压缩和同步双重刺激

一种65nm CMOS 4.78mm 2集成神经调节SoC在1.2V电源下消耗417μW，同时在平均发射速率为50Hz的条件下工作64个采集通道，使用两个脉冲宽度为250μs/相、差分电流为150μA、脉冲频率为100Hz的刺激器。与目前的技术水平相比，这代表了迄今为止实现的最高集成复杂性的最低面积和功率。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

求助全文

约1分钟内获得全文去求助

来源期刊

Symposium on VLSI Circuits : [proceedings]. Symposium on VLSI Circuits

自引率

0.00%

发文量

期刊最新文献

A 66pW Discontinuous Switch-Capacitor Energy Harvester for Self-Sustaining Sensor Applications. A 380pW Dual Mode Optical Wake-up Receiver with Ambient Noise Cancellation. IoT: The Impact of Things A 120nW 8b Sub-ranging SAR ADC with Signal-Dependent Charge Recycling for Biomedical Applications. A 2.8mW/Gb/s 14Gb/s serial link transceiver in 65nm CMOS