A 12-bit 4GS/s DAC based on CMOS/InP heterogeneous integration

Qian Qi, Ming Wang, Yanhui Yang, Hongfei Hu, Yu-feng Guo, Xiaopeng Li, Youtao Zhang, Yi Zhang
{"title":"A 12-bit 4GS/s DAC based on CMOS/InP heterogeneous integration","authors":"Qian Qi, Ming Wang, Yanhui Yang, Hongfei Hu, Yu-feng Guo, Xiaopeng Li, Youtao Zhang, Yi Zhang","doi":"10.1109/ICICM54364.2021.9660318","DOIUrl":null,"url":null,"abstract":"This paper presents a 12-bit 4GS/s DAC in heterogeneous integration process of SMIC 0.18 $\\mu$ m CMOS and 0.7 $\\mu$ m InP HBT technology. The digital circuit is fabricated in CMOS technology to achieve high integration and low power consumption, while the analog circuit is composed by InP HBT technology with great high frequency performance. In this paper, a current-source switch structure is designed to reduce the variance of output impedance between ON and OFF states. Meanwhile, a deglitch circuit based on InP technology is added after the output of DAC to improve high frequency performance. The SFDR of the DAC at Nyquist-rate can reach more than 65dB.","PeriodicalId":6693,"journal":{"name":"2021 6th International Conference on Integrated Circuits and Microsystems (ICICM)","volume":"19 817 1","pages":"201-204"},"PeriodicalIF":0.0000,"publicationDate":"2021-10-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 6th International Conference on Integrated Circuits and Microsystems (ICICM)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICICM54364.2021.9660318","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

This paper presents a 12-bit 4GS/s DAC in heterogeneous integration process of SMIC 0.18 $\mu$ m CMOS and 0.7 $\mu$ m InP HBT technology. The digital circuit is fabricated in CMOS technology to achieve high integration and low power consumption, while the analog circuit is composed by InP HBT technology with great high frequency performance. In this paper, a current-source switch structure is designed to reduce the variance of output impedance between ON and OFF states. Meanwhile, a deglitch circuit based on InP technology is added after the output of DAC to improve high frequency performance. The SFDR of the DAC at Nyquist-rate can reach more than 65dB.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
基于CMOS/InP异构集成的12位4GS/s DAC
本文提出了一种采用中芯国际0.18 $\mu$ m CMOS和0.7 $\mu$ m InP HBT技术异构集成工艺的12位4GS/s DAC。数字电路采用CMOS技术制作,实现了高集成度和低功耗,模拟电路采用InP HBT技术制作,具有很高的高频性能。本文设计了一种电流源开关结构,以减小输出阻抗在ON和OFF状态之间的变化。同时,在DAC输出后增加了基于InP技术的去glitch电路,提高了高频性能。在奈奎斯特速率下,DAC的SFDR可以达到65dB以上。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
[ICICM 2021 Front cover] Power Amplifier of Two-stage MMIC with Filter and Antenna Design for Transmitter Applications Design of a 220GHz Frequency Quadrupler in 0.13 µ m SiGe Technology RF Front-End CMOS Receiver with Antenna for Millimeter-Wave Applications A Reinforcement Learning-based Online-training AI Controller for DC-DC Switching Converters
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1