Integrated circuits for data transmission over twisted-pair channels

D. Johns, D. Essig
{"title":"Integrated circuits for data transmission over twisted-pair channels","authors":"D. Johns, D. Essig","doi":"10.1109/CICC.1996.510501","DOIUrl":null,"url":null,"abstract":"This tutorial paper discusses typical architectures and future challenges in designing integrated circuits for data transmission over twisted-pair wire channels. To highlight the various architectural approaches, two main applications are addressed-HDSL and fast-Ethernet. Following a discussion of twisted-pair cable modelling, common building blocks and possible trade-offs are described. Finally, future challenges facing integrated circuit designers are presented.","PeriodicalId":74515,"journal":{"name":"Proceedings of the ... Custom Integrated Circuits Conference. Custom Integrated Circuits Conference","volume":"11 1","pages":"5-12"},"PeriodicalIF":0.0000,"publicationDate":"1996-05-05","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"64","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the ... Custom Integrated Circuits Conference. Custom Integrated Circuits Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CICC.1996.510501","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 64

Abstract

This tutorial paper discusses typical architectures and future challenges in designing integrated circuits for data transmission over twisted-pair wire channels. To highlight the various architectural approaches, two main applications are addressed-HDSL and fast-Ethernet. Following a discussion of twisted-pair cable modelling, common building blocks and possible trade-offs are described. Finally, future challenges facing integrated circuit designers are presented.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
双绞线信道上数据传输的集成电路
本教程讨论了在双绞线通道上设计数据传输集成电路的典型架构和未来的挑战。为了突出各种体系结构方法,本文将对两个主要应用程序进行寻址——hdsl和快速以太网。在讨论双绞线电缆建模之后,描述了常见的构建模块和可能的权衡。最后,提出了未来集成电路设计者面临的挑战。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
CiteScore
3.80
自引率
0.00%
发文量
0
期刊最新文献
A 13.1 mm 2 512 x 256 Multimodal CMOS Array for Spatiochemical Imaging of Bacterial Biofilms. A 6-Transistor Ultra-Low Power CMOS Voltage Reference with 0.02%/V Line Sensitivity. A 27-Mbps, 0.08-mm3 CMOS Transceiver with Simultaneous Near-field Power Transmission and Data Telemetry for Implantable Systems. A single chip HDD PRML channel A high yield 12-bit 250-MS/s CMOS D/A converter
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1