A 15 GHz-bandwidth 20dBm PSAT power amplifier with 22% PAE in 65nm CMOS

Junlei Zhao, M. Bassi, A. Mazzanti, F. Svelto
{"title":"A 15 GHz-bandwidth 20dBm PSAT power amplifier with 22% PAE in 65nm CMOS","authors":"Junlei Zhao, M. Bassi, A. Mazzanti, F. Svelto","doi":"10.1109/CICC.2015.7338363","DOIUrl":null,"url":null,"abstract":"Generation of broadband power at mm-wave frequencies with high efficiency is challenging, because of the low gain of CMOS devices and the trade-off between efficiency and gain-bandwidth product (GBW). Power amplifiers (PAs) with multiple paths, leveraging power splitters and combiners are the most popular choice to achieve high output power, but tradeoff between efficiency and GBW still exists. In fact, most of the high-efficiency PAs have a relatively narrow bandwidth, not adequate for applications such as IEEE820.15 or Wigig. Since PAs' bandwidth is limited by the large parasitic capacitors at the input and output of the gain stages, design techniques for power splitters, combiners and interstage networks play a key role in achieving wide bandwidth without sacrificing gain and efficiency. In this work, coupled resonators networks are exploited to achieve more than 2x enhancement of GBW. A design technique to embed the classical coupled resonators networks into power splitters and combiners is presented for the first time. By applying this technique to a 3-stages 2-way power combining PA, measured prototypes show broadband operation from 58.5 to 73.5 GHz with 30dB gain, 20dBm output power and a remarkable 22% PAE.","PeriodicalId":6665,"journal":{"name":"2015 IEEE Custom Integrated Circuits Conference (CICC)","volume":"12 1","pages":"1-4"},"PeriodicalIF":0.0000,"publicationDate":"2015-11-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"15","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2015 IEEE Custom Integrated Circuits Conference (CICC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CICC.2015.7338363","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 15

Abstract

Generation of broadband power at mm-wave frequencies with high efficiency is challenging, because of the low gain of CMOS devices and the trade-off between efficiency and gain-bandwidth product (GBW). Power amplifiers (PAs) with multiple paths, leveraging power splitters and combiners are the most popular choice to achieve high output power, but tradeoff between efficiency and GBW still exists. In fact, most of the high-efficiency PAs have a relatively narrow bandwidth, not adequate for applications such as IEEE820.15 or Wigig. Since PAs' bandwidth is limited by the large parasitic capacitors at the input and output of the gain stages, design techniques for power splitters, combiners and interstage networks play a key role in achieving wide bandwidth without sacrificing gain and efficiency. In this work, coupled resonators networks are exploited to achieve more than 2x enhancement of GBW. A design technique to embed the classical coupled resonators networks into power splitters and combiners is presented for the first time. By applying this technique to a 3-stages 2-way power combining PA, measured prototypes show broadband operation from 58.5 to 73.5 GHz with 30dB gain, 20dBm output power and a remarkable 22% PAE.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
一种15ghz带宽20dBm PSAT功率放大器,在65nm CMOS中具有22% PAE
由于CMOS器件的低增益以及效率与增益带宽乘积(GBW)之间的权衡,在毫米波频率下高效率地产生宽带功率具有挑战性。利用功率分配器和组合器的多路径功率放大器(pa)是实现高输出功率的最流行选择,但效率和GBW之间的权衡仍然存在。实际上,大多数高效pa的带宽相对较窄,不适合IEEE820.15或Wigig等应用。由于放大器的带宽受到增益级输入和输出处的大型寄生电容的限制,因此功率分路器、合成器和级间网络的设计技术在不牺牲增益和效率的情况下实现宽带宽方面起着关键作用。在这项工作中,耦合谐振器网络被利用来实现GBW的2倍以上的增强。首次提出了一种将经典耦合谐振器网络嵌入功率分配器和合成器的设计方法。通过将该技术应用于3级双向功率组合放大器,测量原型显示宽带工作范围为58.5至73.5 GHz,增益为30dB,输出功率为20dBm, PAE为22%。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A 150nA IQ, 850mA ILOAD, 90% Efficiency over 10μA to 400mA Loading Range Introduction to Compute-in-Memory Portable and Scalable High Voltage Circuits for Automotive Applications in BiCMOS Processes ADC-based Wireline Transceiver Session 27 - Technology directions
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1